

CMS79F13x User Manual

Enhanced 8-bit CMOS Microcontroller with Flash Memory Rev. 1.1.2

Please be reminded about following CMS's policies on intellectual property

- *Cmsemicron Limited (denoted as 'our company' for later use) has already applied for relative patents and entitled legal rights. Any patents related to CMS's MCU or other producrts is not authorized to use. Any individual, organization or company which infringes s our company's interlectual property rights will be forbidden and stopped by our company through any legal actions, and our company will claim the lost and required for compensation of any damage to the company.
- * The name of Cmsemicron Limited and logo are both trademarks of our company.
- *Our company preserve the rights to further elaborate on the improvements about products' function, reliability and design in this manual. However, our company is not responsible for any usage about this munal. The applications and their purposes in this manual are just for clarification, our company does not guarantee that these applications are feasible without further improvements and changes, and our company does not recommend any usage of the products in areas where people's safety is endangered during accident. Our company's products are not authorzed to be used for life-saving or life support devices and systems.our company has the right to change or improve the product without any notification, for latest news, please visit our website: www.mcu.com.cn



Contents

1. P	roduct Description	
1.1	Features	1
1.2	System Block Diagram	2
1.3	Pin Allocation	3
1.3	3.1 CMS79F131	3
1.3	3.2 CMS79F133	3
1.3	3.3 CMS79F136	3
1.3	3.4 CMS79F1361	4
1.4	System Configuration Register	5
1.5	Online Serial Programming	6
2. C	entral Processing Unit (CPU)	7
2.1	Memory	
	1.1 Program Memory	
2.	1.2 Data Memory	
2.2	Addressing Mode	
	2.1 Direct Addressing	
	2.2 Immediate Addressing	
2.2	2.3 Indirect Addressing	
2.3	Stack	
2.4	Accumulator (ACC)	
2.4	4.1 Overview	
2.4	4.2 ACC Applications	
2.5	Program Status Register (STATUS)	
2.6	Pre-scaler (OPTION REG)	
2.7	Program Counter (PC)	
2.8	Watchdog Timer (WDT)	25
2.8	8.1 WDT Period	25
2.8	8.2 Watchdog Timer Control Register WDTCON	25
3. S	ystem Clock	26
3.1	Overview	
3.1	System Oscillator	
	2.1 Internal RC Oscillation	
3.3	Reset Time	
3.4	Oscillator Control Register	
3.5	Clock Block Diagram	
	•	
4. K	eset	
4.1	Power on Reset	
4.2	Power off Reset	
	2.1 Overview	
4.2	2.2 Improvements for Power off Reset	
4.3	Watchdog Reset	32
5. S	leep Mode	33
5.1	Enter Sleep Mode	33
5.2	Awaken from Sleep Mode	
5.3	Interrupt Awakening	
5.4	Sleep Mode Application	
5.5	Sleep Mode Awaken Time	
	O Port	
J. 1/(♥ FUI L	



6.1	I/O Port Structure	36
6.2	PORTA	38
6.2	2.1 PORTA Data and Direction	38
6.2	2.2 PORTA Pull-Up Resistance	39
6.2	2.3 PORTA Pull-Down Resistance	39
6.3	PORTB	
6.3	3.1 PORTB Data and Direction	
6.3	3.2 PORTB Pull-Up Resistance	
6.3	3.3 PORTB Pull-Down Resistance	
6.3	3.4 PORTB Interrupt on Change	
6.4	PORTC	
6.4	1.1 PORTC Data and Direction	
-	1.2 PORTC Pull-Up Resistance	
-	1.3 PORTC Pull-Down Resistance	
6.5	I/O Usage	
0.0	5.1 Write I/O Port	
	5.2 Read I/O Port	
6.6	Cautions for I/O Port Usage	46
7. In	terrupt	47
7.1	Overview	
7.2	Interrupt Control Register	
7.2		
7.2		
	2.3 Peripheral Interrupt Request Register	
7.3	Protection Methods for Interrupt	
7.4	Interrupt Priority and Multi-Interrupt Nesting	
0 TI	MER0	
0. 11		
8.1	TIMER0 Overview	
8.2	Working Principle for TIMER0	
	2.1 8-bit Timer Mode	
	2.2 8-bit Counter Mode	
	2.3 Software Programmable Pre-scaler	
8.2		
8 3	2.5 TIMER0 Interrupt	
	TIMEDO D. 1.4. LD. 1.4.	
8.3	TIMER0 Related Register	
8.3	TIMER0 Related Register	55
8.3	•	5 6
8.3 9. TI	MER1	55 56
8.3 9. Ti 9.1	MER1TIMER1 Overview	56
8.3 9. TI 9.1 9.2	MER1 TIMER1 Overview Working Principle for TIMER1 Clock Source Selection	
9.1 9.2 9.3 9.3	MER1 TIMER1 Overview Working Principle for TIMER1 Clock Source Selection	
9.1 9.2 9.3 9.3	MER1 TIMER1 Overview Working Principle for TIMER1 Clock Source Selection	
9.1 9.1 9.2 9.3 9.3	MER1 TIMER1 Overview	
8.3 9. TI 9.1 9.2 9.3 9.3 9.4 9.5	MER1 TIMER1 Overview Working Principle for TIMER1 Clock Source Selection 3.1 Internal Clock Source 3.2 External Clock Source TIMER1 Pre-scaler	
8.3 9. TI 9.1 9.2 9.3 9.3 9.4 9.5	MER1 TIMER1 Overview Working Principle for TIMER1 Clock Source Selection 3.1 Internal Clock Source 3.2 External Clock Source TIMER1 Pre-scaler TIMER1 Working Principle in Aasynchronous Counter Mode	
8.3 9. TI 9.1 9.2 9.3 9.3 9.4 9.5 9.5	MER1 TIMER1 Overview	55 56 56 57 57 57 57 58 58
8.3 9. TI 9.1 9.2 9.3 9.3 9.5 9.4 9.5 9.6	MER1 TIMER1 Overview	55 56 56 57 57 57 58 58 58 58
8.3 9. TI 9.1 9.2 9.3 9.3 9.5 9.6 9.6 9.7	MER1 TIMER1 Overview	55 56 57 57 57 57 58 58 58 58 58
8.3 9. TI 9.1 9.2 9.3 9.3 9.5 9.4 9.5 9.6 9.7 9.8 9.9	MER1 TIMER1 Overview	55 56 56 57 57 57 58 58 58 58 58 59 59
8.3 9. TI 9.1 9.2 9.3 9.3 9.5 9.4 9.5 9.6 9.7 9.8 9.9	MER1 TIMER1 Overview	55 56 56 57 57 57 57 58 58 58 58 59 59 60



10.2	Working Principle for TIMER2	
10.3	TIMER2 Related Register	63
11. An	alog to Digital Conversion (ADC)	65
11.1	ADC Overview	65
11.2	ADC Configuration	66
	2.1 Port Configuration	
	2.2 Channel Selection	
	2.3 ADC Internal Reference Voltage	
	2.4 ADC Reference Voltage	
	2.5 AD Converter Clock	
	2.6 ADC Interrupt	
	2.7 Output Formatting	
11.3	ADC Working Principle	
	3.1 Start Conversion	
	3.3 Stop Conversion	
	3.4 ADC Operation in Sleep Mode	
	3.5 A/D Conversion Procedure	
11.4	ADC Related Register	
12. LC	D Driver Module	/3
12.1	LCD Function Enable	73
12.2	LCD Function Pin Setting	
12.3	LCD Related Register	74
13. PV	/M Module	76
13.1	Description of Related Registers	76
13.2	PWM Register Write Operation Sequence	81
13.3	PWM Period	81
13.4	PWM Duty Cycle	81
13.5	System Clock Frequency Changes	
13.6	Programmable Dead Time Delay Mode	
13.7	PWM Settings	82
14. Un	iversal Synchronous/Asynchronous Transmitter (USART0/USART1)	83
14.1	USARTx Asynchronous Mode	85
14.1	1.1 USARTx Asynchronous Generator	85
14.1	1.2 USARTx Asynchronous Receiver	
14.2	Clock Precision for Asynchronous Operations	
14.3	Description of Related Register	
14.4	USARTx Baud Rate Generator (BRG)	
14.5	USARTx Synchronous Mode	
	5.1 Synchronous Master Control Mode	
	5.2 Synchronous Slave Mode	
15. Pro	ogram EEPROM and Program Memory Control	
15.1	Overview	104
15.2	Related Register	
	2.1 EEADR and EEADRH Register	
	2.2 EECON1 and EECON2 Register	
15.3	Read Program EEPROM	
15.4	Write Program EEPROM	
15.5	Read Program Memory	110



15.6	Write Program Memory	110
15.7		
15	5.7.1 Programming Time for Program EEPROM	111
15	5.7.2 Number of Times for Programming EEPROM	111
15	5.7.3 Write Verification	111
15	5.7.4 Protection against miswriting	111
16. L\	VD Low Voltage Detection	112
16.1	LVD Module Overview	112
16.2	LVD Related Register	112
16.3	LVD Operation	112
17. EI	lectrical Parameter	113
17.1	Limit Parameter	113
17.2	DC Feature	114
17.3	ADC Electrical Feature	115
17.4	ADC Internal LDO Reference Electrical Feature	115
17.5	Power-on Reset Feature	115
17.6	LVD Electrical Feature	115
17.7	AC Electrical Feature	116
18. In	struction	117
18.1	Instruction Set	117
18.2	Instruction Description	119
19. Pa	ackage	135
19.1	SOP8	135
19.2	SOP16	136
19.3	SOP20	137
20. R	evision History	138



1. Product Description

1.1 Features

Memory

- ROM: 8Kx16

Universal RAM: 344x8

♦ 8-level stack buffer

◆ Concise instructions (68 instructions)

Look-up table

◆ Built-in WDT timer

◆ Built-in low-voltage detection circuit

♦ Interrupt source

- 3-timer interrupt

- Interrupt on change of RB port

Other peripheral interrupts

◆ Timer

- 8-bit timer: TIMER0, TIMER2

16-bit TIMER1

- PWM module

10-bit PWM precision

- 5 outputs, and can be configured as 2 complementary outputs

 4-channel PWM shared cycle, seperate duty cycle

 1-channel PWM seperate cycle, seperate duty cycle

Built-in 128-byte program EEPROM

- 100,000 times rewritable

Operating voltage range: 2.6V~5.5V@16MHz
 2.0V~5.5V@8MHz

◆ Operating temperature range: -40°C~85°C

An oscillation method

 Internal RC oscillation: design frequency of 8MHz/16MHz

Instruction period (single or double instructions)

◆ Built-in LCD 1/2 Bias COM driver module

All I/O ports are available as 1/2 Bias COM outputs

- COM port drive current selection

Built-in 2 USART communication modules

 Support synchronous master/slave mode and asynchronous full duplex mode

 USART1 can be configured in RA1/RA2 or RA3/RA4 or RA5/RA6

Built-in LVD module

Choice of voltage:2.2V/2.4V/2.7V/3.0V/3.3V/3.7V/4.0V/4.3V

High precision 12-bit ADC

Built-in high precision 1.2V reference voltage

±1.5% @VDD=2.5V~5.5V T_A=25°C

±2% @VDD=2.5V~5.5V T_A=-40°C~85°C


Product specification

PRODUCT	ROM	RAM	Pro EE	I/O	LCD	ADC	PACKAGE
CMS79F131	8Kx16	344x8	128x8	6	1/2Bias	12Bitx6	SOP8
CMS79F133	8Kx16	344x8	128x8	14	1/2Bias	12Bitx14	SOP16
CMS79F136	8Kx16	344x8	128x8	18	1/2Bias	12Bitx18	SOP20
CMS79F1361	8Kx16	344x8	128x8	18	1/2Bias	12Bitx18	SOP20

Note: ROM---- program memory Pro EE----program EEPROM




1.2 System Block Diagram






1.3 Pin Allocation


1.3.1 CMS79F131



1.3.2 CMS79F133




1.3.3 CMS79F136



www.mcu.com.cn 3 / 143 V1.1.2



1.3.4 CMS79F1361



CMS79F13x Pin description:

Pin name	IO type	Description			
VDD,GND	Р	Power supply voltage input pin, ground pin			
RA0-RA7	I/O	Programmable as input pin, push-pull output pin, with pull-up and pull-down resistor functions			
RB0-RB7	I/O	Programmable as input pin, push-pull output pin, with pull-up and pull-down resistor function, level change interrupt function			
RC0-RC1	I/O	Programmable as input pin, push-pull output pin, with pull-up and pull-down resistor functions			
ICSPCLK/ICSPDAT	I/O	Programming clock/data pin			
AN0-AN17	1	12-bit ADC input pin			
T0CKI	1	TIMER0 external clock input pin			
T1CKI	1	TIMER1 external clock input pin			
T1G	1	TIMER1 gate input pin			
INT0	1	External interrupt input			
PWM0-PWM4	I/O	PWM output, PWM0/PWM1 can be configured in different I/O ports			
TX0	I/O	USART0 asynchronous transmit/synchronous clock port, configurable in different I/O ports			
RX0	I/O	USART0 asynchronous receive/synchronous data port, configurable in different I/O ports			
TX1	I/O	USART1 asynchronous transmit/synchronous clock port, configurable in different I/O ports			
RX1	I/O	USART1 asynchronous receive/synchronous data port, configurable in different I/O ports			



1.4 System Configuration Register

System configuration register (CONFIG) is the initial FLASH choice of the MCU. It can only be burned by CMS burner. User cannot visit. It includes the following:

- 1. OSC (oscillation mode selection)
 - ◆ INTRC8M F_{HSI} selects internal 8MHz RC oscillation
 - ♦ INTRC16M F_{HSI} selects internal 16MHz RC oscillation (2.6V should be selected for

LVR SEL at this time)

- 2. WDT (watchdog selection)
 - ENABLE Enable watchdog timerDISABLE Disable watchdog timer
- 3. PROTECT (encryption)
 - DISABLE Disable FLASH code encyption
 - ◆ ENABLE Enable FLASH code encryption, after which the read value from burning

the simulator is uncertain.

- 4. LVR SEL (low voltage detection selection)
 - ◆ 2.0V
 - ◆ 2.6V
- 5. USART0 SEL (TX/RX) (USART0 port selection)
 - ♦ RB6/RB7 Select RB6 as TX0 port and RB7 as RX0 port
 ♦ RB7/RB6 Select RB7 as TX0 port and RB6 as RX0 port
- 6. USART1 SEL (TX/RX) (USART1 port selection)
 - RA1/RA2 Select RA1 as TX1 port and RA2 as RX1 port
 RA3/RA4 Select RA3 as TX1 port and RA4 as RX1 port
 RA5/RA6 Select RA5 as TX1 port and RA6 as RX1 port
- 7. ICSPPORT_SEL (Emulation port function selection)
 - ◆ ICSP ICSPCLK and DAT ports are always kept as emulation ports, all

functions disabled

◆ NORMAL ICSPCLK and DAT ports are general function ports



1.5 Online Serial Programming

It can perform serial programming on MCU at the final application circuit. Programming is done through the following wires:

- Power wire
- Ground wire
- Data wire
- Clock wire

This ensures users to use un-programmed devices to make circuit and only program the MCU just before the product being delivered. Therefore, the lastest version of firmware can be burned into the MCU.




Fig 1-1: Typical connection for online serial programming

In the above figure, R1 and R2 are the electrical isolation devices, normally represented by resistor with the following resistance: R1 \geqslant 4.7K, R2 \geqslant 4.7K.



2. Central Processing Unit (CPU)

2.1 Memory

2.1.1 Program Memory

CMS79F13x program memory space

ROM: 8K

0000H	Reset Vector	Program start, jump to user program
0001H		
0002H		
0003H		
0004H	Interrupt vector	Interrupt entry, user interrupt program
		User program area
1FFDH		
1FFEH		
1FFFH	Jump to Reset Vector 0000H	End of program

2.1.1.1 Reset Vector (0000H)

MCU has 1-byte long system reset vector (0000H). It has 3 ways to reset:

- Power-on reset
- Watchdog reset
- Low voltage reset (LVR)

When any above reset happens, program will start to execute from 0000H, system registerwill be recovered to default value. PD and TO from STATUS register can determine the which reset is performed from above. The following program illustrayes how to define the reset vector from FLASH.

Example: define reset vector

	ORG	0000H	; system reset vector
	JP	START	
	ORG	0010H	; start of user program
START:			
			; user program
	END		; program end



2.1.1.2 Interrupt Vector

The address for interrupt vector is 0004H. Once the interrupt responds, the current value for program counter PCwill be saved to stack buffer and jump to 0004H to execute interruptservice program. All interruptwill enter 0004H. User will determine which interrupt to execute according to the bit of register of interrupt flag bit. The following program illustrate how to write interrupt service program.

Example: define interrupt vector, interrupt program is placed after user program

	ORG	0000H	; systemresetvector
	JP	START	
	ORG	0004H	; start of user program
INT_START:			
	CALL	PUSH	; save ACC and STATUS
			; user interrupt program
INT_BACK:			
	CALL	POP	; back to ACC and STATUS
	RETI		; interrupt back
START:			
			; user program
	END		; program end

Note: MCU does not provide specific unstack and push instructions, so user needs to protect interrupt scene.

Example: interrupt-in protection

 Zivampier interrupt in protestion					
PUSH:					
	LD	ACC_BAK,A	; save ACC to ACC_BAK		
	SWAPA	STATUS	; swap half-byte of STATUS		
	LD	STATUS_BAK,A	; save to STATUS_BAK		
	RET		; back		

Example: interrupt-out restore

POP:			
	SWAPA	STATUS_BAK	; swap the half-byte data from STATUS_BAK to ACC
	LD	STATUS,A	; pass the value in ACC to STATUS
	SWAPR	ACC_BAK	; swap the half-byte data in ACC_BAK
	SWAPA	ACC_BAK	; swap the half-byte data from ACC_BAK to ACC
	RET		; back



2.1.1.3 Look-up Table

Any address in FLASH can be use as look-up table.

Related instructions:

- TABLE [R] Pass the lower byte in table to register R, pass higher byte to TABLE_DATAH.
- TABLEA Pass the lower byte in table to ACC, pass higher byte to TABLE DATAH.

Related register:

TABLE_SPH(110H) Read/write register to indicate higher 5 bits in the table.
 TABLE_SPL(111H) Read/write register to indicate lower 8 bits in the table.
 TABLE DATAH(112H) Read only register to save higer bit information in the table

Note: Write the table address into TABLE_SPH and TABLE_SPL before using look-up. If main program and interrupt service programboth use look-up tablein structions, the value for TABLE_SPH in the main program may change due to the look-up instructions from interrupt and hence cause error. Avoid using look-up table instruction in both main program and interrupt service. Dsiable the interrupt before using the look-up table instruction and enable interrupt after the look-up instructions are done.




Fig 2-1: Flow chart for table usage



The following illustrates how to use the table in the program.

	••		;continue from user program
L	_DIA	02H	;lower bits address in the table
L	_D	TABLE_SPL,A	
L	_DIA	06H	; higher bits address in the table
L	_D	TABLE_SPH,A	
1	TABLE	R01	;table instructions, pass the lower 8 bits (56H) to R01
L	_D	A,TABLE_DATAH	;pass the higher 8 bits from look-up table (34H) to ACC
L	_D	R02,A	;pass the value from ACC (34H) to R02
			;user program
(ORG	0600H	;start address of table
	OW	1234H	;table content at 0600H
	OW	2345H	;table content at 0601H
	OW	3456H	;table content at 0602H
[OW	0000H	;table content at 0603H



2.1.1.4 **Jump Table**

Jump table can achieve multi-address jump feature. Since the addition of PCL and ACC is the new value of PCL, multi-address jump is then achieved through adding different value of ACC to PCL. If the value of ACC isn, then PCL+ACC represent the current address plus n. After the execution of the current instructions, the value of PCL will add 1 (refer to the following examples). If PCL+ACC overflows, then PC will not carry. As such, user can achieve multi-address jump through setting different values of ACC.

PCLATH is the PC high bit buffer register. Before operating on PCL, value must be given to PCLATH. Example: correct illustration of multi-address jump

		, ,		
FLASH address				
	LDIA	01H		
	LD	PCLATH,A	;must give value to PCLATH	
0110H:	ADDR	PCL	;ACC+PCL	
0111H:	JP	LOOP1	;ACC=0, jump to LOOP1	
0112H:	JP	LOOP2	;ACC=1, jump to LOOP2	
0113H:	JP	LOOP3	;ACC=2, jump to LOOP3	
0114H:	JP	LOOP4	;ACC=3, jump to LOOP4	
0115H:	JP	LOOP5	;ACC=4, jump to LOOP5	
0116H:	JP	LOOP6	;ACC=5, jump to LOOP6	

Example: wrong illustration of multi-address jump

FLASH address			
	CLR	PCLATH	
	•••		
00FCH:	ADDR	PCL	;ACC+PCL
00FDH:	JP	LOOP1	;ACC=0, jump toLOOP1
00FEH:	JP	LOOP2	;ACC=1, jump toLOOP2
00FFH:	JP	LOOP3	;ACC=2, jump toLOOP3
0100H:	JP	LOOP4	;ACC=3, jump to 0000H address
0101H:	JP	LOOP5	;ACC=4, jump to 0001H address
0102H:	JP	LOOP6	;ACC=5, jump to 0002H address

Note: Since PCL overflow will not carry to the higher bits, the program cannot be placed at the partition of the FLASH space when using PCL to achieve multi-address jump.



2.1.2 Data Memory

List of data memory of CMS79F13x

	address		address		address		address
INDF	00H	INDF	80H	INDF	100H	INDF	180H
TMR0	01H	OPTION REG	81H	TMR0	101H	OPTION REG	181H
PCL	02H	PCL	82H	PCL	102H	PCL	182H
STATUS	03H	STATUS	83H	STATUS	103H	STATUS	183H
FSR	04H	FSR	84H	FSR	104H	FSR	184H
PORTA	05H	TRISA	85H	WDTCON	105H		185H
PORTB	06H	TRISB	86H	PORTB	106H	TRISB	186H
PORTC	07H	TRISC	87H	WPDB	107H	BAUDCTL0	187H
	08H		88H	WPDC	108H		188H
	09H	WPDA	89H		109H		189H
PCLATH	0AH	PCLATH	8AH	PCLATH	10AH	PCLATH	18AH
INTCON	0BH	INTCON	8BH	INTCON	10BH	INTCON	18BH
PIR1	0CH	PIE1	8CH	EEDAT	10CH	EECON1	18CH
PIR2	0DH	PIE2	8DH	EEADR	10DH	EECON2	18DH
TMR1L	0EH		8EH	EEDATH	10EH	WPUA	18EH
TMR1H	0FH	OSCCON	8FH	EEADRH	10FH	WPUC	18FH
T1CON	10H	OSCTUNE	90H	TABLE_SPH	110H	LCDCON0	190H
TMR2	11H		91H	TABLE_SPL	111H	LCDCON1	191H
T2CON	12H	PR2	92H	TABLE_DATAH	112H	PWMCON0	192H
T2CON2	13H		93H		113H	PWMCON1	193H
	14H		94H	LCDCON	114H	PWMCON2	194H
BAUDCTL1	15H	WPUB	95H	LVDCON	115H	PWM01DT	195H
RCREG1	16H	IOCB	96H	PWMTL	116H	PWM23DT	196H
RCSTA1	17H	TXSTA1	97H	PWMTH	117H	LCDCON2	197H
RCSTA0	18H	TXSTA0	98H	PWMT4L	118H		198H
TXREG0	19H	SPBRG0	99H	PWMD0L	119H		199H
RCREG0	1AH	SPBRGH0	9AH	PWMD1L	11AH		19AH
	1BH	SPBRG1	9BH	PWMD2L	11BH	Universal register	19BH
	1CH	SPBRGH1	9CH	PWMD3L	11CH	8 bytes	19CH
	1DH	TXREG1	9DH	PWMD4L	11DH		19DH
ADRESH	1EH	ADRESL	9EH	PWMD01H	11EH		19EH
ADCON0	1FH	ADCON1	9FH	PWMD23H	11FH		19FH
	20H		A0H		120H		1A0H
		Universal register 80 bytes		Universal register 80 bytes		Universal register 80 bytes	
Universal register 96 bytes		oo bytes		oo bytes		oo bytes	
	6FH		EFH		16FH		1EFH
	70H		F0H		170H		1F0H
		Fast memory space		Fast memory space		Fast memory space	
	7FH	70H-7FH	FFH	70H-7FH	17FH	70H-7FH	1FFH
BANK0	•	BANK1	•	BANK2	•	BANK3	•

Data memory consists of 512×8 bits. It can be devided into to space: special function register and universal data memory. Most of data memory are able to write/read data, only some of data memory are read-only. Special register address is from 00H-1FH, 80-9FH, 100-11FH, 180-19FH.



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Reset value
00H	INDF	Look-up for t	this unit will use	FSR, not phys	ical register.					xxxxxxx
01H	TMR0	TIMER0 data	a register							xxxxxxx
02H	PCL	Lower bit of	program counter	r						00000000
03H	STATUS	IRP	RP1	RP0	ТО	PD	Z	DC	С	00011xxx
04H	FSR	memory poir	nters for indirect	addressing of	data memory					xxxxxxx
05H	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxxxxx
06H	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxxxxx
07H	PORTC							RC1	RC0	XX
0AH	PCLATH				Write buffer	of higher 5 bits	of program co	ounter		00000
0BH	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	00000000
0CH	PIR1	RC1IF	TX1IF	RC0IF	TX0IF	EEIF	ADIF	TMR2IF	TMR1IF	00000000
0DH	PIR2							PWMIF	LVDIF	00
0EH	TMR1L	Data registe	Data register of 16-bits TIMER1 register lower bit					XXXXXXX		
0FH	TMR1H	Data registe	r of 16-bits TIME	R1 register hiç	gher bit					xxxxxxx
10H	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS	T0OSCEN	T1SYNC	TMR1CS	TMR10N	00000000
11H	TMR2	TIMER2 mod	d register		0					00000000
12H	T2CON		TOUTPS3	TOUTPS2	TOUTPS	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-0000000
13H	T2CON2								T2CLK	0
15H	BAUDCT L1		RCIDL1		SCKP1	BRG16EN1				01-00-00
16H	RCREG1	USART1 red	eive data registe	er	I.		I.		I.	00000000
17H	RCSTA1	SPEN1	RX9EN1	SREN1	CREN1		FERR1	OERR1	RX9D1	00000000
18H	RCSTA0	SPEN0	RX9EN0	SREN0	CREN0		FERR0	OERR0	RX9D0	00000000
19H	TXREG0	USART0 tra	nsmit data regist	er						00000000
1AH	RCREG0	USART0 red	eive data registe	er						00000000
1EH	ADRESH	High byte of	A/D result regist	er						xxxxxxx
1FH	ADCON0	ADCS1	ADCS0	CHS3	CHS2	CHS1	CHS0	GO/ DONE	ADON	00000000



	Nome					Dito	DitO	D;44	D;40	Dogg*
Addre ss	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Reset value
80H	INDF	Look-up for	this unit will us	se ESR not ni	nysical register.					XXXXXXXX
81H	OPTION_REG		INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	-1111011
82H	PCL PCL	Lower bit of	program cour		TOOL	TOA	1 02	101	1 00	00000000
83H	STATUS	IRP	RP1	RP0	ТО	PD	Z	DC	С	00011xxx
84H	FSR				of data memory	FD		DC	C	XXXXXXXX
					1	TDICAG	TDICAG	TDICA4	TDICAG	
85H	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11111111
86H	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	11111111
87H	TRISC							TRISC1	TRISC0	11
89H	WPDA	WPDA7	WPDA6	WPDA5	WPDA4	WPDA3	WPDA2	WPDA1	WPDA0	00000000
8AH	PCLATH				Write buffer of	higher 5 bits of	f program cour	nter		00000
8BH	INTCON	GIE	PEIE	T01E	INTE	RBIE	T0IF	INTF	RBIF	00000000
8CH	PIE1	RC1IE	TX1IE	RC0IE	TX0IE	EEIE	ADIE	TMR2IE	TMR1IE	00000000
8DH	PIE2							PWMIE	LVDIE	00
8FH	OSCCON		IRCF2	IRCF1	IRCF0				SCS	-1100
90H	OSCTUNE		TUN6	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	-0000000
92H	PR2	TIMER2 per	riod register							11111111
95H	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	00000000
96H	IOCB	IOCB7	IOCB6	IOCB5	IOCB4	IOCB3	IOCB2	IOCB1	IOCB0	00000000
97H	TXSTA1	CSRC1	TX9EN1	TXEN1	SYNC1		BRGHEN1	TRMT1	TX9D1	00000010
98H	TXSTA0	CSRC0	TX9EN0	TXEN0	SYNC0		BRGHEN0	TRMT0	TX9D0	00000010
99H	SPBRG0	USART0 ba	ud rate low 8-	bit register						00000000
9AH	SPBRGH0	USART0 ba	<u> </u>				00000000			
9BH	SPBRG1	USART1 ba					00000000			
9CH	SPBRGH1	USART1 ba					00000000			
9DH	TXREG1	USART1 tra	ınsmit data reç	gister						00000000
9EH	ADRESL	Low byte of	A/D result reg	ister						xxxxxxx
9FH	ADCON1	ADFM	CHS4				LDOEN		LDOSEL	000-0



Addres	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Reset
S										value
100H	INDF	Look-up for th	nis unit will use	FSR, not phys	sical register.					xxxxxxx
101H	TMR0	TIMER0 mod	register							xxxxxxx
102H	PCL	Lower bit of p	rogram counte	er (PC)						00000000
103H	STATUS	IRP	RP1	RP0	ТО	PD	Z	DC	С	00011xxx
104H	FSR	memory point	ers for indirec	addressing of	data memory					xxxxxxx
105H	WDTCON								SWDTEN	0
106H	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxxxxx
107H	WPDB	WPDB7	WPDB6	WPDB5	WPDB4	WPDB3	WPDB2	WPDB1	WPDB0	00000000
108H	WPDC							WPDC1	WPDC0	00
10AH	PCLATH				Write buffer of	of higher 5 bits	of program cou	ınter		00000
10BH	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	00000000
10CH	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	xxxxxxx
10DH	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	00000000
10EH	EEDATH	EEDATH7	EEDATH6	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0	XXXXXXX
10FH	EEADRH				EEADRH4	EEADRH3	EEADRH2	EEADRH1	EEADRH0	00000
110H	TABLE_SPH				Pointers for h	nigher 5 bits of	the table			xxxxx
111H	TABLE_SPL	Pointers for lo	w bits in table							XXXXXXX
112H	TABLE_DATAH	Data for high	bits in table							XXXXXXX
114H	LCDCON	LCDEN								0
115H	LVDCON	LVD_RES					LVD_SEL[2:0]		LVDEN	00000
116H	PWMTL				PWM	T[7:0]				00000000
117H	PWMTH			PWM ²	4D[9:8]	PWM ⁴	4T[9:8]	PWM	T[9:8]	000000
118H	PWMT4L				PWMT	4L[7:0]				00000000
119H	PWMD0L		PWMD0[7:0]				00000000			
11AH	PWMD1L	PWMD1[7:0]				00000000				
11BH	PWMD2L		PWMD2[7:0]				00000000			
11CH	PWMD3L					03[7:0]				00000000
11DH	PWMD4L					00000000				
11EH	PWMD01H			PWMI	D1[9:8]			PWMI	00[9:8]	0000
11FH	PWMD23H			PWMI	03[9:8]			PWMI	D2[9:8]	0000



									•
Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Reset
									value
INDF	Look-up for t	this unit will use	FSR, not physic	al register.					xxxxxxx
OPTION_REG		INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	-1111011
PCL	Lower bit of	program counter	r (PC)						00000000
STATUS	IRP	RP1	RP0	ТО	PD	Z	DC	С	00011xxx
FSR	memory poir	nters for indirect	addressing of da	ata memory					XXXXXXX
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	11111111
BAUDCTL0		RCIDL0		SCKP0	BRG16EN0				01-00-00
PCLATH				Write buffer of	higher 5 bits	of program co	unter		00000
INTCON	GIE	PEIE	T01E	INTE	RBIE	T01F	INTF	RBIF	00000000
EECON1	EEPGD		EETIME1	EETIME0	WRERR	WREN	WR	RD	0-00x000
EECON2	EEPROM co	ntrol register 2 (not a physical re	egister)					
WPUA	WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	00000000
WPUC							WPUC1	WPUC0	00
LCDCON0	COM7EN	COM6EN	COM5EN	COM4EN	COM3EN	COM2EN	COM1EN	COM0EN	00000000
LCDCON1	COM15EN	COM14EN	COM13EN	COM12EN	COM11EN	COM10E N	COM9EN	COM8EN	00000000
PWMCON0		CLKDIV[2:0]		PWM4EN	PWM3EN	PWM2EN	PWM1EN	PWM0EN	00000000
PWMCON1		PWM01_SEL	PWM2DTEN	PWM0DTEN			DT_D	IV[1:0]	-00000
PWMCON2				PWM4DIR	PWM3DIR	PWM2DIR	PWM1DIR	PWM0DIR	00000
PWM01DT					PWM01D	T[5:0]	•	•	000000
PWM23DT					PWM23D	T[5:0]			000000
LCDCON2	LCDIS	SEL[1:0]					COM17EN	COM16EN	0000
	INDF OPTION_REG PCL STATUS FSR TRISB BAUDCTLO PCLATH INTCON EECON1 EECON2 WPUA WPUC LCDCON0 LCDCON1 PWMCON0 PWMCON1 PWMCON2 PWM01DT PWM23DT	INDF Look-up for to OPTION_REG PCL Lower bit of STATUS IRP FSR memory poin TRISB TRISB7 BAUDCTLO PCLATH INTCON GIE EECON1 EEPGD EECON2 EEPROM CO WPUA WPUA7 WPUC LCDCON0 COM7EN LCDCON1 COM15EN PWMCON1 PWMCON2 PWMCON2 PWM01DT PWM23DT	INDF	INDF	INDF	INDF	INDF	INDF	INDF



2.2 Addressing Mode

2.2.1 Direct Addressing

Operate on RAM through accumulator (ACC)

Example: pass the value in ACC to 30H register

LD 30H,A

Example: pass the value in 30H register to ACC

LD A,30H

2.2.2 Immediate Addressing

Pass the immediate value to accumulator (ACC).

Example: pass immediate value 12H to ACC

LDIA 12H

2.2.3 Indirect Addressing

Data memory can be direct or indirect addressing. Direct addressing can be achieved through INDF register, INDF is not physical register. When load/save value in INDF, address is the value in FSR register (lower 8 bits) and IRP bit in STATUS register (9th bit), and point to the register of this address. Therefore, after setting the FSR register and the IRP bit of STATUS register, INDF register can be regarded as purpose register. Read INDF (FSR=0) indirectly will produce 00H. Writing to INDF register indirectly will casue an empty action. The following example shows how indirect addressing works.

Example: application of FSR and INDF

LDIA	A 30H	
LD	FSR,A	;Points to 30H for indirect addressing
CLF	RB STATUS,I	RP ;clear the 9 th bit of pointer
CLF	R INDF	;clear INDF, which mean clear the 30H address RAM tha FSR points to

Example: clear RAM (20H-7FH) for indirect addressing:

	,		8
	LDIA	1FH	
	LD	FSR,A	;Points to 1FH for indirect addressing
	CLRB	STATUS,IRP	
LOOP:			
	INCR	FSR	;address add 1, initial address is 30H
	CLR	INDF	;clear the address where FSR points to
	LDIA	7FH	
	SUBA	FSR	
	SNZB	STATUS,C	;clear until the address of FSR is 7FH
	JP	LOOP	



2.3 Stack

Stack buffer of the chip has 8 levels. Stack buffer is not part of data memorynor program memory. It cannot be written nor read. Operation on stack buffer is through stack pointers, which also cannot be written nor read. After system resets, SP points to the top of the stack. When sub-program happens or interrupts happens, value in program counter (PC)will be transferred to stack buffer. When return from interrupt or return from sub-program, value is transferred back to PC. The following digram illustrates its working principle.




Fig 2-2: Stack buffer working principle

Stack buffer will follow one principle: 'first in last out'.

Note: Stack buffer has only 8 levels, if the stack is full and interrupt happens which can not be screened out, then only the indication bit of the interrupt will be noted down. The response for the interrupt will be suppressed until the pointer of stack starts to decrease. This feature can prevent overflow of the stack caused by interrupt. Similarly, when stack is full and sub-program happens, then stack will overflow and the contents which enter the stack first will be lost, only the last 8 return address will be saved.



2.4 Accumulator (ACC)

2.4.1 Overview

ALU is the 8-bit arithmetic-logic unit. All math and logic related calculations in MCU are done by ALU. It can perform addition, subtraction, shift and logical calculation on data; ALU can also control STATUS to represent the status of the product of the calculation.

ACC register is an 8-bit register to store the product of calculation of ALU. It does not belong to data memory. It is in CPU and used by ALU during calculation. Hence it cannot be addressed. It can only be used through the instructions provided.

2.4.2 ACC Applications

Example: use ACC for data transfer

-			
LD	A,R01	;pass the value in register R01 to ACC	
LD	R02,A	;pass the value in ACC to register R02	

Example: use ACC for immediate addressing

•		· · ·
LDIA	30H	;load the ACC as 30H
ANDIA	30H	;run 'AND' between value in ACC and immediate number 30H,save the result in ACC
XORIA	30H	; run 'XOR' between value in ACC and immediate number 30H,save the result in ACC

Example: use ACC as the first operand of the double operand instructions

HSUBA	R01	;ACC-R01, save the result in ACC
HSUBR	R01	;ACC-R01, save the result in R01

Example: use ACC as the second operand of the double operand instructions

SUBA	R01	;R01-ACC, save the result in ACC	
SUBR	R01	;R01-ACC, save the result in R01	



2.5 Program Status Register (STATUS)

STATUS register includes:

- Status of ALU.
- Reset status.
- Selection bit of Data memory (GPR and SFR)

Just like other registers, STATUS register can be the target register of any other instruction. If A instructions that affects Z, DC or C bit that use STATUS as target register, then it cannot write on these 3 status bits. These bits are cleared or set to 1 according to device logic. TO and PD bit also cabbot be written. Hence the instructions which use STATUS as target instruction may not result in what is predicted.

For example, CLRSTATUS will clear higher 3 bits and set the Z bit to 1. Hence the value of STATUS will be 000u u1uu (u will not change.). Hence, it is recommended to only use CLRB, SETB, SWAPA and SWAPR instructions to change STATUS register because these will not affect any status bits.

Program status register STATUS (03H)

03H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	1	1	Χ	X	X

Bit7 Selection bit of register memory (for indirect addressing) IRP: Bank2 and Bank3 (100h-1FFh); Bank0 and Bank1 (00h-FFh). Bit6~Bit5 RP[1:0]: Selection bit of memory; 00: Select Bank 0; 01: Select Bank 1; Select Bank 2: 10: 11: Select Bank 3. Bit4 TO: Time out bit: Power on or CLRWDT instructions or STOP instructions; WDT time out. Bit3 PD: Power down: Power on or CLRWDT instructions; STOP instructions. Bit2 Z: Bit for result inzero: Result is 0; Result is not 0 0=Bit1 DC: Carry bit: When carry happens to higher bits happens on the 4th lowest bit of the result; When no carry happens to higher bits happens on the 4th lowest bit of the result. Bit0 C: Carry/borrow bit; When carry happens at the highest bit or no borrow happens; When no carry happens at the highest bit or borrow happens



TO and PD bit can reflect the reason for reset of chip. The following is the events which affects the TO and PD and the status of TO nad PD after these events.

Events	TO	PD
Power on	1	1
WDT overflow	0	X
STOP instructions	1	0
CLRWDT instructions	1	1
Sleep	1	0

Events which affect TO/PD

ТО	PD	Reset reason
0	0	WDT overflow awaken MCU
0	1	WDT overflow non-sleep status
1	1	Power on

TO/PD status after reset



2.6 Pre-scaler (OPTION_REG)

OPTION_REG registercan be read or written. Each control bit for configuration is as follow:

- ◆ TIMER0/WDT pre-scaler
- ◆ TIMER0

Pre-scaler OPTION REG (81H)

81H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OPTION_REG		INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value		1	1	1	1	0	1	1

Bit7	Not used.	
Bit6	INTEDG:	Edge selection bit for triggering interrupt
	1=	INT pin rising edge triggered interrupt
	0=	INT pin falling edge triggered interrupt
Bit5	T0CS:	Selection bit for TIMER0 clock source.
	0=	Internal instructions period clock (FSYS/4).
	1=	transition edge on T0CKI pin
Bit4	T0SE:	Edge selection bit for TIMER0 clock source
	0=	Increase when T0CKI pin signal transite from low to high
	1=	Increase when T0CKI pin signal transite from high to low
Bit3	PSA:	pre-scaler allocation
	0=	pre-scaler allocates to TIMER0 mod
	1=	pre-scaler allocates to WDT
Bit2~Bit0	PS2~PS0:	configuration bit for pre-allocation parameters.

PS2	PS1	PS0	TMR0 frequency ratio	WDT frequency ratio
0	0	0	1:2	1:1
0	0	1	1:4	1:2
0	1	0	1:8	1:4
0	1	1	1:16	1:8
1	0	0	1:32	1:16
1	0	1	1:64	1:32
1	1	0	1:128	1:64
1	1	1	1:256	1:128

Pre-scaler register is an 8-bit counter. When surveil on register WDT, it is a post scaler; when it is used as timer or counter, it is called pre-scaler. There is only 1 physical scaler and can only be used for WDT or TIMER0, but not at the same time. This means that if it is used for TIMER0, the WDT cannot use pre-scaler and vice versa.

When used for WDT, CLRWDT instructions will clear pre-scaler and WDT timer

When used for TIMER0, all instruction related to writing TIMER0 (such as: CLR TMR0, SETB TMR0,1. etc) will clear pre-scaler.



Whether TIMER0 or WDT uses pre-scaler is full controlled by software. This can be changed dynamically. To avoid unintended chip reset, when switch from TIMER0 to WDT, the following instructions should be executed.

CLRB	INTCON,GIE	; Disable enable bit for interrupt to avoid entering interrupt during the following time series
LDIA	B'00000111'	
ORR	OPTION_REG,A	; set pre-scaler as its max value
CLR	TMR0	; clear TMR0
SETB	OPTION_REG,PSA	; set pre-scaler to allocate to WDT
CLRWDT		; clear WDT
LDIA	B'xxxx1xxx'	; set new pre-scaler
LD	OPTION_REG,A	
CLRWDT		; clear WDT
SETB	INTCON,GIE	; when interrupt is needed, enable bis is turned on here

When switch from WDT to TIMER0 mod, the following instructions should be executed.

CLRWDT		;clear WDT
LDIA	B'00xx0xxx'	;set new pre-scaler
LD	OPTION_REG,A	

Note: To enable TIMER0 to obtain a 1:1 prescaler ratio configuration, assign the prescaler to the WDT by setting PSA bit of the option register to 1.



2.7 Program Counter (PC)

Program counter (PC) controls the instruction sequence in programe memory FLASH, it can address in the whole range of FLASH. After obtaining instruction code, PC will increase by 1 and point to the address of the next instruction code. When executing jump, passing value to PCL, sub-program, initializing reset, interrupt, interrupt return, sub-program returns and other actions, PC will load the address which is related to the instruction, rather than the address of the next instruction.

When encountering condition jump instructions and the condition is met, the instruction read during the current instruction will be discarded and an empty instruction period will be inserted. After this, the correct instruction can be obtained. If not, the next instruction will follow the order.

Program counter (PC)is 13 Bit, user can access lower 8 bits through PCL (02H). The higher 5 bits cannot be accessed. It can hold address for 8K×16Bit program. Passing a value to PCL will cause a short jump which range until the 256 addressof the current page.

Note: When using PCL for short jump, it is needed to pass some value to PCLATH

The following are the value of PC under special conditions.

Reset	PC=0000;
Interrupt	PC=0004 (original PC+1will be add to stack automatically);
CALL	PC=program defined address (original PC+1will be add to stack automatically);
RET, RETI, RET i	PC=value coming out from stack;
Operating on PCL	PC[12:8] unchange, PC[7:0]=user defined value;
JP	PC=program defined value;
Other instructions	PC=PC+1;



2.8 Watchdog Timer (WDT)

Watchdog timer is a self-oscillated RC oscillation timer. There is no need for any external devices. Even the main clock of the chip stops working, WDT can still function/ WDT overflow will cause reset.

2.8.1 WDT Period

WDT and TIMER0 share 8-bit pre-scaler. After chip reset, default overflow period fo WDT is 128ms. If WDT period needs to be changed, you can configure OPTION_REG register. The overflow period is affected by environmental temperature, voltage of the power source and other parameter.

"CLRWDT" and "STOP" instructions will clear counting value inside the WDT timer and pre-scaler (when pre-scaler is allocated to WDT). WDT generally is used to prevent the system and MCU program from being out of control. Under normal condition, WDT shouldbe cleared by "CLRWDT" instructions before overflow to prevent reset being generated. If program is out of control for some reason such that "CLRWDT" instructions is not able to execute before overflow, WDT overflow will then generate reset to make sure the system restarts. If reset is generated by WDT overflow, then 'TO' bit of STATUS will be cleared to 0. User can judge whether the reset is caused by WDT overflow according to this.

Note:

- 1. If WDT is used, 'CLRWDT' instructions must be placed somewhere is the program to make sure it is cleared before WDT overflow. If not, chip will keep resetting and the system cannot function normally.
- 2. It is not allowed to clear WDT during interruptso that the main program 'run away' can be detected.
- 3. There should be 1 clear WDT in the main program. Try not to clear WDT inside the sub program, so that the protection feature of watchdog timer can be used largely.
- 4. Different chips have slightly different overflow time in watchdog timer. When setting clear time for WDT, try to leave extra time for WDT overflow time so that unnecessary WDT reset can be avoided.

2.8.2 Watchdog Timer Control Register WDTCON

WDTCON (105H)

105H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WDTCON								SWDTEN
R/W								R/W
Reset value								0

Bit7~Bit1 Not used, read 0.

Bit0 SWDTEN: Software enable or disable watchdog timer bit

1= Enable WDT

0= Disable WDT (reset value)

Note: If WDT configuration bit in CONFIG equals 1, then WDT is always enabled and is unrelated to the status of control bit of SWDTEN. If WDT configuration bit in CONFIG equals 0, then it is able to disable WDT using the control bit of SWDTEN.



3. System Clock

3.1 Overview

When clock signalis input from OSCIN pin (or generated by internal oscillation), 4 non-overlapping orthogonal clock signals called Q1, Q2, Q3, Q4 are produced. Inside IC, each Q1 makes program counter (PC) increase 1, Q4 obtain this instruction from program memory unit and lock it inside instructions register. Compile and execute the instruction obtained between next Q1 and Q4, which means that 4 clock period for 1 executed instruction. The following diagram illustrate the time series of clock and execution of instruction period.

1 instruction period contains 4 Q period. The execution of instructions has pipeline structure. Obtaining instructions only require 1 instruction period, compiling and executing use another instruction period. Since pipeline structure is used, the effective executing time for every instruction is 1 instruction period. If 1 instruction casue PC addressto change (such as JP), then the pre-loaded instruction code is useless and 2 instruction period is needed to complete this instruction. This is why every operation on PC consumes 2 clock period.




Fig 3-1: time series for clock and instruction period



Following is the relationship between working frequency of system and the speed of instructions:

System frequency (Fsys)	Double instruction period	Single instruction period
2MHz	4µs	2µs
4MHz	2µs	1µs
8MHz	1µs	500ns
16MHz	500ns	250ns

3.2 System Oscillator

The chip has 1 way of oscillation, internal RC oscillation.

3.2.1 Internal RC Oscillation

Default oscillation is internal RC oscillation. Its frequency is 8MHz or 16MHz, which is set by OSCCON register or CONFIG option.

3.3 Reset Time

Reset Time is the time for chip to change from reset to stable oscillation. The value is about 16ms.

Note: Reset time exists for both power on reset and other resets.



3.4 Oscillator Control Register

Oscillator control (OSCCON) register controls the system clock and frequency selection. Oscillator tune register OSCTUNE can tune the frequency of internal oscillation the software.

OSCCON (8FH)

`	,							
8FH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OSCCON		IRCF2	IRCF1	IRCF0				SCS
R/W		R/W	R/W	R/W				R/W
Reset value		1	1	0				0

Not used, read 0. Bit7 IRCF<2:0>: Selection bit for frequency division of Internal oscillator Bit6~Bit4 111= $F_{SYS} = F_{HSI}/1$ 110= $F_{SYS} = F_{HSI}/2$ (default) 101= Fsys = Fhsi/4 $100 = F_{SYS} = F_{HSI}/8$ 011= $F_{SYS} = F_{HSI}/16$ 010= Fsys = Fhsi/32 $001 = F_{SYS} = F_{HSI}/64$ 000= $F_{SYS} = 32kHz$ (LFINTOSC) Bit3~Bit1 Not used. Bit0 SCS: Selection bit for system clock

Note: F_{HSI} as internal oscillator has frequency of 8MHz/16MHz; F_{SYS} is the working frequency of the system.

1= Internal oscillator as system clock0= Clock source defined by CONFIG

OSCTUNE (90H)

90H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OSCTUNE		TUN6	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
R/W		R/W						
Reset value		0	0	0	0	0	0	0

Bit7 Not used.

Bit6~Bit0 TUN<6:0>: Frequency adjustment bit.

0111111= Maximum frequency

0111110=

...

0000001=

0000000= The oscillator module runs at the factory calibrated frequency.

1111111=

...

1000000= Minimum frequency.



3.5 Clock Block Diagram




Fig 3-2: Clock block diagram



4. Reset

Chip has 3 ways of reset:

- Power on reset:
- Low voltage reset;
- Watchdog overflow reset under normal working condition.

When any reset happens, all system registers reset to defaultcondition, program stops executing and PC is cleared. When finishing resetting, program executes from reset vector 0000H. TO nad PD bit from STATUS can provide information for system reset (see STATUS). User can control the route of the program according to the status of PD and TO.

Any reset requires certain respond time. System provides completed reset procedures to make sure the reset is processed normally.

4.1 Power on Reset

Power on reset is highly related to LVR. Power on process of the sysems should be increasing, after passing some time, the normal electrical level is then reached. The normal time series for power on is as follows:

- Power on: system detects the voltage of the source to increase and wait for it to stabilize;
- System initialization: all system registerset to initial value;
- Oscillator starts working: oscillator starts to provide system clock;
- Executing program: power on process ends, program starts to be executed.



4.2 Power off Reset

4.2.1 Overview

Power off reset is used for voltage drop caused by external factors (such as interference or change in external load). Voltage drop may enter system dead zone. System dead zone means power source cannot satisfy the minimal working voltage of the system.




Fig 4-1: Power off reset

The above is typical power off reset. VDD is under serious interference and the voltage is dropped to a low value. The system works normally above the dotted line and the system enters an unknown situation below the dotted line. This zone is called dead zone. When VDD drops to V1, system still works normally. When VDD drops to V2 and V3, system enters the dead zone and may cause error.

System will enter the dead zone under the following situation:

• DC:

- Battery provides the power under DC. When the voltage of the battery is too low or the driver of MCU is over-loaded, system voltage may drop and enter the dead zone. Here, power source will not drop further to LVD detection voltage, hence system remains staying at the dead zone.

AC:

- When the system is powered by AC, voltage of DC is affected by the noise in AC source. When
 external over-loaded, such as driving motor, this action will also interfer the DC source. VDD
 drops below the minimal working voltage due to interference, system may enter untableworking
 condition.
- Under AC condition, system power on/off take long time. Power on protection can ensure the system to power on normally, but power off situation is similar to DC case, when AC source is off, VDD drops and may enter dead zone easily.

As illustrated in the above diagram, the normal working voltage is higher than the system reset volateg, at the same time, reset voltage is decided by LVR. When the execution speed increases, the minimal working voltage should increase. However, the system reset voltage is fixed, hence there is a dead zone between the minimal working voltage and system reset voltage.



4.2.2 Improvements for Power off Reset

Suggestions to improve the power off reset:

- Choose higher LVR voltage;
- Turn on watchdog timer;
- Lower working frequency of the system;
- Increase the gradient of the voltage drop.

Watchdog timer

Watchdog timer is used to make sure the program is run normally. When system enter the dead zone or error happens, watchdog timer overflow and system reset.

Lower the working speed of the system

Higher the working frequency, higher the minimal working voltage system. Dead zone is increase when system works at higher frequency. Therefore, lower the working speed can lower the minimal working voltage and then decrease the probability of entering the dead zone.

Increase the gradient of the voltage drop

This method is used under AC. Voltage drops slowly under AC and cause the system to stay longer at the dead zone. If the system is power on at this moment, error may happen. It is then suggested to insert a resistor between power source and ground to ensure the MCU pass the dead zone and enter the reset zone faster.

4.3 Watchdog Reset

Watchdog reset is a protection for the system. Under normal condition, program clear the the watchdog timer. If error happends and system is under unknown status, watchdog timer overflow and then system reset. After watchdofg reset, system restarts and enter normal working condition.

Time series for watchdog reset:

- Watchdog timer status: system detects watchdog timer. If overflow, then system reset;
- Initialization: all system registerset to default;
- oscillator starts working: oscillator starts to provide system clock;
- program: reset ends, program starts to be executed.

For application of watchdog timer, see 2.8 Watchdog Timer (WDT).



5. Sleep Mode

5.1 Enter Sleep Mode

System can enter sleep modewhen executing STOP instructions. If WDT enabled, then:

- WDT is cleared and continue to run.
- ◆ PD bit in STATUS register is cleared.
- ◆ TO bit set to 1.
- ◆ Turn off oscillator driver device.
- ♦ I/O port keep at the status before STOP (driver is high level, low lower, or high impedence).

Under sleep mode, to avoid current consumption, all I/O pin should keep at VDD or GND to make sure no extermal circuit is consuming the current from I/O pin. To avoid input pin, suspend and invoke current, high impedence I/O should be pulled to high or low level externally. Internal pull up resistance should also be considered.

5.2 Awaken from Sleep Mode

Awaken through any of the following events:

- 1. Watchdog timer awake (WDT force enable)
- 2. PORTB electrical level interrupt or peripherals interrupt

The above 2 events are regards as the extention of the execution of the program. TO and PD bit in STATUS register are used to find the reason for reset. PD is set to 1 when power on and clear to 0 when STOP instruction is executing. TO is cleared when WDT awaken happens.

When executes STOP instructions, next instruction (PC+1) is withdrawed frist. If it is intended to awaken the system using interrupt, the corresponding enalble bit should be set to 1 for the interrupt. Awaken is not related to GIE bit. If GIE is cleared, system will continue to execute the instruction after STOP instruction, and then junp to interrupt address (0004h) to execute. To avoid instruction after STOP instruction being executed, user should put one NOP instruction after STOP instruction. When system is awakened from sleep mode, WDT will be cleared to 0 and has nothing to do with the reason for awakening.

5.3 Interrupt Awakening

When forbidden overall interrupt (GIE clear), and there exist 1 interrupt source with its interrupt enable bit and indication bit set to 1, one event from the following will happen:

- If interrupt happens before STOP instructions, then STOP instruction is executed as NOP instructions. Hence, WDT and its pre-scaler and post-scaler will not be cleared, and TO bit will not be set to 1, PD will not be cleared to 0.
- If interrupt happens during or after STOP instruction, then system is awakened from sleep mode. STOP will be executed before system being fully awaken. Hence, WDT and its pre-scaler, post-scaler will be cleared to, TO bit set to 1 and PD bit cleared to 0. Even if the indication bit is 0 before executing the STOP instruction, it can be set to 1 before STOP instruction is finished. To check whether STOP is executed, PD bit can be checked, if is 1, then STOP instruction is executed as NOP. Before executing STOP instruction, 1 CLRWDT instruction must be execited to make sure WDT is cleared.



5.4 Sleep Mode Application

Before system enters sleepmode, if user wants small sllep current, please check all I/O status. If suspended I/O port is required by user, set all suspended ports as output to make sure each I/O has a fixed status and avoid increasing sleep current when I/O is input; turn off AD and other peripherals mod; WDT functions can be turned off to decrease the sleep current.

Example: procedures for entering sleep mode

SLEEP_MODE:		
CLR	INTCON	; disable interrupt
LDIA	B'00000000'	
LD	TRISA,A	
LD	TRISB,A	;all I/O set as output
LD	TRISC,A	
LD	TRISE,A	
		turn off other functions;
LDIA	0A5H	
LD	SP_FLAG,A	;set sleep status memory register
CLRWDT		;clear WDT
STOP		;execute STOP instruction

5.5 Sleep Mode Awaken Time

When MCU is awaken from sleep mode, oscillation reset time is needed. The specific relationship is shown in the table below:

System main clock source	System clock frequency (IRCF<2:0>)	Twait
	F _{SYS} =F _{HSI}	Twait=520*1/F _{HSI} +16*1/F _{HSI}
Internal high-speed RC oscillation	F _{SYS} = F _{HSI} /2	T _{WAIT} =520*2/F _{HSI} +16*1/F _{HSI}
(F _{HSI})		
	F _{SYS} = F _{HSI} /64	Twait=520*64/Fhsi+16*1/Fhsi
Interna llow speedRCoscillation		T _{WAIT} =11/F _{LFINTOSC}
(Flfintosc)		



6. I/O Port

The chip has 3 I/O ports: PORTA, PORTB, and PORTC (up to 18 I/Os). Port data registers can be read and written for direct access to these ports.

Port	Bit	Pin Description	I/O
	0	Schmitt trigger input, push-pull output, AN0, external interrupt INT0 port, programmed clock input	I/O
	1	Schmitt trigger input, push-pull output, AN1, TX port of USART1, programmed data input/output	I/O
	2	Schmitt trigger input, push-pull output, AN2, RX port of USART1	I/O
PROTA	3	Schmitt trigger input, push-pull output, AN3, TX port of USART1	I/O
PROTA	4	Schmitt trigger input, push-pull output, AN4, RX port of USART1, TMR0 external clock input	I/O
	5	Schmitt trigger input, push-pull output, AN5, TX port of USART1	I/O
	6	Schmitt trigger input, push-pull output, AN6, RX port of USART1, TMR1 external clock input	I/O
	7	Schmitt trigger input, push-pull output, AN7	I/O
	0	Schmitt trigger input, push-pull output, AN8	I/O
	1	Schmitt Trigger Input, push-pull output, AN9, PWM Output	I/O
	2	Schmitt trigger input, push-pull output, AN10, PWM output	I/O
	3	Schmitt Trigger Input, push-pull output, AN11, PWM Output	I/O
PORTB	4	Schmitt trigger input, push-pull output, AN12, PWM output	I/O
	5	Schmitt trigger input, push-pull output, AN13, PWM output, TMR1 gating input	I/O
	6	Schmitt trigger input, push-pull output, AN14, RX/TX port of USART0, programming clock input	I/O
	7	Schmitt trigger input, push-pull output, AN15, TX/RX port of USART0, programmed data input/output	I/O
PORTC	0	Schmitt trigger input, push-pull output, AN16, PWM output	I/O
FURIC	1	Schmitt Trigger Input, push-pull output, AN17, PWM output	I/O

<Table 6-1: Port configuration summary>



6.1 I/O Port Structure




Fig 6-1: I/O port structure--PORTA/C






Fig 6-2: I/O port structure--PORTB



6.2 PORTA

6.2.1 PORTA Data and Direction

PORTA is an 8-bit bi-directional port. Its corresponding data direction register is TRISA. Setting a bit of TRISA to be 1 can configure the corresponding pin to be input. Setting 1 bit of TRISA to be 0 can configure the corresponding pin to be output.

Reading PORTA register reads the pin status. Writing PORTA write to port latch. All write operation are read-change-write. Hence, write 1 port means read the pin electrical level of the port, change the value and write the value intoport latch. Even when PORTA pin is used as analog input, TRISA registerstill control the direction of PORTA pin. When use PORTA pin as analog input, user must make sure the bits in TRISA register are kept as 1.

Registes related to PORTA ports are PORTA, TRISA, WPUA, ANSEL0 and etc.

PORTA data register PORTA (05H)

05H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	X	X	X	X	X	X	X	X

Bit7~Bit0 PORTA<7:0>: PORTAI/O pin bit;

1= Port pin level>VIH;0= Port pin level<VIL.

PORTA direction register TRISA (85H)

85H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

Bit7~Bit0 TRISA<7:0>: PORTA tri-state control bit;

1= PORTA pin set to be input (tri-state);

0= PORTA pin set to be output

Example: procedure for PORTA

LDIA	B'11110000'	;set PORTA<3:0> as output port, PORTA<7:4>as input port
LD	TRISA,A	
LDIA	03H	;PORTA<1:0>output high level, PORTA<3:2>output low level
LD	PORTA,A	;since PORTA<7:4>are input ports, 0 or 1 does not matter



6.2.2 PORTA Pull-Up Resistance

Each PORTA pin has an internal weak pull-up that can be individually configured. The control bits WPUA<7:0> enable or disable each weak pull-up. When the portpin is configured as output, its weak pull-up will be automatically cut off.

PORTA pull-up resistance register WPUA (18EH)

18EH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WPUA	WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~Bit0 WPUA<7:0>: Weak pull-up register bit

1= Enable pull-up0= Disable pull-up

Note: If pin is configured as output, weak pull-up will be automatically disabled.

6.2.3 PORTA Pull-Down Resistance

Each PORTA pin has an individually configurable internal weak pull-down. Control bits WPDA<7:0> enable or disable each weak pull-down. When a port pin is configured as an output, its weak pull-down is automatically disconnected.

PORTA pull-down resistor register WPDA (89H)

89H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WPDA	WPDA7	WPDA6	WPDA5	WPDA4	WPDA3	WPDA2	WPDA1	WPDA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~Bit0 WPDA<7:0>: Weak pull-down register bit.

1= Enable pull-down0= Disable pull-down

Note: If the pin is configured as an output, the weak pull-down will be automatically disabled.



6.3 PORTB

6.3.1 PORTB Data and Direction

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Set a bit in TRISB to 1 (=1) to make the corresponding PORTBpin as the input pin. Clearing a bit in TRISB (=0) will make the corresponding PORTB pin as the output pin.

Reading the PORTB register reads the pin status and writing to the register will write the port latch. All write operations are read-modify-write operations. Therefore, writing a port means to read the pin level of the port first, modify the read value, and then write the modified value into the portdata latch. Even when the PORTB pin is used as an analog input, the TRISB register still controls the direction of the PORTB pin. When using the PORTB pin as an analog input, the user must ensure that the bits in the TRISB register remain set as 1.

Related registers with PORTB port include PORTB, TRISB, WPUB, IOCB, WPDB, etc.

PORTB data register PORTB (06H)

06H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	Х	Х	Х	Х	Х	Х	Х	Х

Bit7~Bit0 PORTB<7:0>: PORTB I/O pin bit

1= Port pin level >VIH; 0= Port pin level <VIL

PORTB direction register TRISB (86H)

86H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

Bit7~Bit0 TRISB<7:0>: PORTB tri-state control bit

1= PORTB pin configured as input (tri-state)

0= PORTB pin configured as output

Example: PORTB port procedure

CLR	PORTB	;clear data register
LDIA	B'00110000'	;set PORTB<5:4> as input port, others as output port
LD	TRISB,A	



6.3.2 PORTB Pull-Up Resistance

Each PORTB pin has an internal weak pull-up that can be individually configured. The control bits WPUB<7:0> enable or disable each weak pull up. When the port pin is configured as output, its weak pull-up will be automatically cut off.

PORTB pull-up resistance register WPUB (95H)

95H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~Bit0 WPUB<7:0>: Weak pull-up register bit

1= Enable pull-up0= Disable pull-up

Note: If the pin is configured as output or analog input, weak pull up will be automatically prohibited.

6.3.3 PORTB Pull-Down Resistance

Each PORTB pin has an individually configurable internal weak pull-down. Control bits WPDB<7:0> enable or disable each weak pull-down. When a port pin is configured as an output, its weak pull-down is automatically disconnected.

PORTB pull-down resistance register WPDB (107H)

107H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WPDB	WPDB7	WPDB6	WPDB5	WPDB4	WPDB3	WPDB2	WPDB1	WPDB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~Bit0 WPDB<7:0>: Weak pull-down register bit.

1= Enable pull-down0= Disable pull-down

Note: If the pin is configured as an output, the weak pull-down will be automatically disabled.



6.3.4 PORTB Interrupt on Change

All PORTB pins can be individually configured as interrupt-on-change pins. The control bit IOCB<7:0> allows or disables the interrupt function of each pin. Disable pin level change interrupt function when power on reset.

For the pin that has allowed level change interrupt, compare the value on the pin with the old value latched when PORTB was read last time. If the two values do not match, the corresponding pin level has changed and the RBIF bit in the INTCON register will be set to 1.

This interrupt can wake up the device from sleep mode, and the user can clear the interrupt in the interrupt service program in the following ways:

- -Read or write to PORTB. This will end the mismatch state of the pin level.
- -Clear the flag bit RBIF.

The mismatch state can be ended by reading or writing PORTB.

Note: If the level of the I/O pin changes during the read operation (beginning of the Q2 cycle), the RBIF interrupt flag bit will not be set as 1. In addition, since reading or writing to a port affects all bits of the port, special care must be taken when using multiple pins in interrupt-on-change mode. When dealing with the level change of one pin, you may not notice the level change on the other pin.

PORTB interrupt on change register IOCB (96H)

96H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	IOCB3	IOCB2	IOCB1	IOCB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~Bit0 IOCB<7:0> Interrupt on change control bit of PORTB

1= enable interrupt on change0= disable interrupt on change



6.4 PORTC

6.4.1 PORTC Data and Direction

PORTC is a 2-bit wide bidirectional port. The corresponding data direction register is TRISC. Set a certain bit in TRISC to 1 (=1) to make the corresponding PORTC pin as the input pin. Clearing a bit in TRISC (=0) will make the corresponding PORTC pin as the output pin.

Reading the PORTC register reads the pin status and writing to the register will write the port latch. All write operations are read-modify-write operations. Therefore, writing a port means reading the pin level of the port first, modifying the read value, and then writing the modified value to the port data latch.

PORTC data register PORTC (07H)

07H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PORTC							RC1	RC0
R/W							R/W	R/W
Reset value							Х	Х

Bit7~Bit2 Not used.

Bit1~Bit0 PORTC<1:0>: PORTC I/O pin bit

1= Port pin level >VIH;0= Port pin level <VIL

PORTC direction register TRISC (87H)

		•	•					
87H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TRISC							TRISC1	TRISC0
R/W							R/W	R/W
Reset value							1	1

Bit7~Bit2 Not used.

Bit1~Bit0 TRISC<1:0>: Control bit of PORTC tri-state

1= PORTC pin configured as input (tri-state)

0= PORTC pin configured as output

Example: procedure for PORTC

CLR	PORTC	;clear data register
LDIA	B'0000010'	;set PORTC<0> as output, PORTC<1> as input
LD	TRISC,A	



6.4.2 PORTC Pull-Up Resistance

Each PORTC pin has an internal weak pull-up that can be individually configured. The control bits WPUC<1:0> enable or disable each weak pull-up. When the port pin is configured as output, its weak pull-up will be automatically cut off.

PORTC pull-up resistance register WPUC (18FH)

18FH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WPUC							WPUC1	WPUC0
R/W							R/W	R/W
Reset value							0	0

Bit7~Bit2 Not used.

Bit1~Bit0 WPUC<1:0>: Weak pull-up register bit

1= Enable pull-up0= Disable pull-up

Note: If the pin is configured as output or analog input, weak pull-up will be automatically disabled.

6.4.3 PORTC Pull-Down Resistance

Each PORTC pin has an individually configurable internal weak pull-down. Control bits WPDC<1:0> enable or disable each weak pull-down. When a port pin is configured as an output, its weak pull-down is automatically cut off.

PORTC pull-down resistor register WPDC (108H)

108H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WPDC							WPDC1	WPDC0
R/W							R/W	R/W
Reset value							0	0

Bit7~ Bit2 Not used.

Bit1~Bit0 WPDC<1:0>: Weak pull-down register bit

1= Enable pull-down0= Disable pull-down

Note: If the pin is configured as an output, the weak pull-down will be automatically disabled.



6.5 I/O Usage

6.5.1 Write I/O Port

The chip's I/O port register, like the general universal register, can be written through data transmission instructions, bit manipulation instructions, etc.

Example: write I/O port program

LD	PORTA,A	;pass value of ACC to PORTA
CLRB	PORTB,1	;clear PORTB.1
CLR	PORTC	;clear PORTC
SET	PORTA	;set all output port of PORTA to 1
SETB	PORTB,1	;set PORTB.1 to 1

6.5.2 Read I/O Port

Example: Read I/O port program

1 1 1	,	
LD	A,PORTA	;pass value of PORTA to ACC
SNZB	PORTA,1	; check whether PORTA, port 1 is 1, if it is 1, skip the next statement
SZB	PORTA,1	; check if PORTA, 1 port is 0, if 0, skip the next statement

Note: When the user reads the status of an I/O port, if the I/O port is an input port, the data read back by the user will be the state of the external level of the port line. If the I/O port is an output port then the read value will be the data of the internal output register of this port.



6.6 Cautions for I/O Port Usage

When operating the I/O port, pay attention to the following aspects:

- 1. When I/O is converted from output to input, it is necessary to wait for several instruction periods for the I/O port to stabilize.
- 2. If the internal pull up resistor is used, when the I/O is converted from output to input, the stable time of the internal level is related to the capacitance connected to the I/O port. The user should set the waiting time according to the actual situation. Prevent the I/O port from scanning the level by mistake.
- 3. When the I/O port is an input port, its input level should be between "VDD+0.3V" and "GND-0.3V". If the input port voltage is not within this range, the method shown in the figure below can be used.




Fig 6-3: The input voltage is not within the specified range

4. If a longer cable is connected to the I/O port, please add a current limiting resistor near the chip I/O to enhance the MCU's anti-EMC capability.



7. Interrupt

7.1 Overview

The chip has the following interrupt source:

- ◆ TIMER0 overflow interrupt
- ◆ TIMER2 match interrupt
- ADC interrupt
- USART0/1 receive/transmit interrupt
- ◆ LVD interrupt

- TIMER1 overflow interrupt
- ◆ INT interrupt
- ◆ PORTB interrupt on change
- Program EEPROM write interrupt
- PWM interrupt

The interrupt control register (INTCON) and the peripherals interrupt request register (PIR1, PIR2) record various interrupt requests in their respective flag bits. The INTCON register also includes various interrupt enable bits and global interrupt enable bits.

The global interrupt enable bit GIE (INTCON<7>) allows all unmasked interrupts when set to 1, and prohibits all interrupts when cleared. Each interrupt can be prohibited through the corresponding enable bits in the INTCON, PIE1, and PIE2 registers. GIE is cleared when reset.

Executing the "return from interrupt" instructions, RETI, will exit the interrupt service program and set the GIE bit to 1, thereby re-allowing unshielded interrupt.




Fig 7-1: Interrupt theory



7.2 Interrupt Control Register

7.2.1 Interrupt Control Register

The interrupt control registerINTCON is a readable and writable register, including the allowable and flag bits for TMR0 register overflow and PORTB port level change interrupt.

When an interrupt condition occurs, regardless of the state of the corresponding interrupt enable bit or the global enable bit GIE (in the INTCON register), the interrupt flag bit will be set to 1. The user software should ensure that the corresponding interrupt flag bit is cleared before allowing an interrupt.

Interrupt control register INTCON (0BH)

	0		\ /					
0BH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

GIE:	Global interrupt enable bit;
1=	Enable all unshielded interrupt;
0=	Disable all interrupt
PEIE:	Peripherals interrupt enable bit;
1=	Enable all unshielded peripherals interrupt;
0=	Disable all peripherals interrupt.
T0IE:	TIMER0 overflow interrupt enable bit;
1=	Enable TIMER0 interrupt;
0=	Disable TIMER0 interrupt
INTE:	INT external interrupt enable bit;
1=	Enable INT external interrupt;
0=	Disable INT external interrupt
RBIE:	PORTB level change interruptenable bit (1);
1=	Enable PORTB level change interrupt;
0=	Disable PORTB level change interrupt
TOIF:	TIMER0 overflow interrupt enable bit (2);
1=	TMR0 register overflow already (must clear through software);
0=	TMR0 register not overflow
INTF:	INT external interrupt flag bit;
1=	INT external interrupt happens (must clear through software);
0=	INT external interrupt not happen
RBIF:	PORTB level change interrupt flag bit;
1=	The level of at least one pin in the PORTB port has changed (must clear through
	software);
0=	None of the PORTB universal I/O pin status has changed.
	1= 0= PEIE: 1= 0= TOIE: 1= 0= INTE: 1= 0= TOIF: 1= 0= INTF: 1= 0= RBIF: 1=

Note:

- 1. The IOCB register must also be enabled, and the corresponding port must be set to input state.
- 2. The T0IF bit is set as 1when TMR0 rolls over to 0. Reset will not change TMR0 and should be initialized before clearing the T0IF bit.



7.2.2 Peripheral Interrupt Enable Register

The peripheral interrupt enable register is PIE. Before allowing any peripheral interrupts, the PEIE bit of the INTCON register must be set to 1.

Peripherals interrupt enable register PIE1(8CH)

8CH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PIE1	RC1IE	TX1IE	RC0IE	TX0IE	EEIE	ADIE	TMR2IE	TMR1IE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7 USART1 receive interrupt enable bit; enable USART1 receive interrupt; 1= 0= disable USART1 receive interrupt. Bit6 TX1IE: USART1 transmit interrupt enable bit; enable USART1 transmit interrupt; 0= disable USART1 transmit interrupt. RC0IE: Bit5 USART0 receive interrupt enable bit; enable USART0 receive interrupt; 1= 0= disable USART0 receive interrupt. TX0IE: USART0 transmit interrupt enable bit; Bit4 enable USART0 transmit interrupt; 1= disable USART0 transmit interrupt. 0= Bit3 EEIE: Data EEPROM write operation interrupt enable bit; enable data EEPROM write operation interrupt; 0= disable data EEPROM write operation interrupt. ADIE: A/D converter (ADC)interrupt enable bit; Bit2 1= enable ADC interrupt; 0= disable ADC interrupt TMR2IE: TIMER2 and PR2 match interrupt enable bit; Bit1 enable TMR2 and PR2 match interrupt; 1= disable TMR2 and PR2 match interrupt. 0= Bit0 TMR1IE: TIMER1 overflow interrupt enable bit; 1= enable TIMER1 overflow interrupt; 0= disable TIMER1 overflow interrupt.

Peripheral interrupt enable register PIE2(8DH)

8DH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PIE2							PWMIE	LVDIE
R/W							R/W	R/W
Reset value							0	0

Bit7~Bit2 Not used.

Bit1 PWMIE PWM interrupt enable bit;

1= enable PWM interrupt;

0= disable PWM interrupt.

Bit0 LVDIE: LVD interrupt enable bit;

1= enable LVD interrupt;

0= disable LVD interrupt.



Bit7

7.2.3 Peripheral Interrupt Request Register

The peripheral interrupt request register is PIR1. When an interrupt condition occurs, regardless of the state of the corresponding interrupt enable bit or the global enable bit GIE, the interrupt flag bit will be set to 1. The user software should ensure that the interrupt is set before allowing an interrupt. The corresponding interrupt flag bit is cleared.

Peripherals interrupt request register PIR1(0CH)

0CH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PIR1	RC1IF	TX1IF	RC0IF	TX0IF	EEIF	ADIF	TMR2IF	TMR1IF
R/W	R	R	R	R	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

1= USART1 receive buffer is full (cleared by reading RCREG1); 0= USART1 receive buffer is empty. TX1IF: USART1 transmit interrupt flag bit; Bit6 1= USART1 transmit buffer is empty (cleared by writing TXREG1); 0= USART1 transmit buffer is full. RC0IF: USART0 receive interrupt flag bit; Bit5 1= USART0 receive buffer is full (cleared by reading RCREG0); 0= USART0 receive buffer is empty. TX0IF: USART0 transmit interrupt flag bit; Bit4 1= USART0 transmit buffer is empty (cleared by writing TXREG0); 0= USART0 transmit buffer is full. EEIF: EE write operation interrupt flag bit; Bit3 Completion of the write operation (must be cleared by software); 0= The write operation has not been completed or has not been started. Bit2 ADIF: A/D converter interrupt flag bit; 1= Completion of A/D conversion (must be cleared by software); 0= A/D conversion is not completed or has not been started.

Bit1 TMR2IF: TIMER2 and PR2 match interrupt flag bit

RC1IF: USART1 receive interrupt flag bit;

1= TIMER2 matches with PR2 (must be cleared by software);

0= TIMER2 does not match with PR2.

Bit0 TMR1IF: TIMER1 overflow interrupt flag bit.

1= TMR1 register overflowed (must be cleared by software);

0= TMR1 register is not overflowed.

Peripheral interrupt request register PIR2(0DH)

0DH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PIR2							PWMIF	LVDIF
R/W							R/W	R/W
Reset value							0	0

Bit7~Bit2 Not used.

Bit1 PWMIF: PWM interrupt flag bit; Bit0 LVDIF: LVD interrupt flag bit;

1= The supply voltage is lower than the voltage point set by LVD;

0= The supply voltage is higher than the voltage point set by LVD.



7.3 Protection Methods for Interrupt

After an interrupt request occurs and is responded, the program goes to 0004H to execute the interrupt sub-routine. Before responding to the interrupt, the contents of ACC and STATUS must be saved. The chip does not provide dedicated stack saving and unstack recovery instructions, and the user needs to protect ACC and STATUS by himself to avoid possible program operation errors after the interrupt ends.

Example: Stack protection for ACC and STATUS

	ORG	0000H	
	JP	START	;start of user program address
	ORG	0004H	
	JP	INT_SERVICE	;interrupt service program
	ORG	0008H	
START:			
INT_SERVICE:			
PUSH:			;entrance for interruptservice program, save ACC and STATUS
	LD	ACC_BAK,A	;save the value of ACC (ACC_BAK needs to be defined)
	SWAPA	STATUS	,
	LD	STATUS_BAK,A	;save the value of STATUS (STATUS_BAK needs to be defined)
POP:			;exit for interrupt serice program, restore ACC and STATUS
	SWAPA	STATUS_BAK	
	LD	STATUS,A	;restore STATUS
	SWAPR	ACC_BAK	;restore ACC
	SWAPA	ACC_BAK	
	RETI		

7.4 Interrupt Priority and Multi-Interrupt Nesting

The priority of each interrupt of the chip is equal. When an interrupt is in progress, it will not respond to the other interrupt. Only after the "RETI" instructions are executed, the next interrupt can be responded to.

When multiple interrupts occur at the same time, the MCU does not have a preset interrupt priority. First, the priority of each interrupt must be set in advance; second, the interrupt enable bit and the interrupt control bit are used to control whether the system responds to the interrupt. In the program, the interrupt control bit and interrupt request flag must be checked.



8. TIMERO

8.1 TIMER0 Overview

TIMER0 is composed of the following functions:

- 8-bit timer/counter register (TMR0);
- ◆ 8-bit pre-scaler (shared with watchdog timer);
- Programmable internal or external clock source;
- Programmable external clock edge selection;
- Overflow interrupt.




Fig 8-1: TIMER0/WDT mod structure

Note:

- 1. TOSE, TOCS, PSA, PS<2:0> are the bits in OPTION_RE G register.
- 2. SWDTEN is a bit in the WDTCON register.
- 3. WDTE bit is in CONFIG.



8.2 Working Principle for TIMER0

The TIMER0 mod can be used as an 8-bit timer or an 8-bit counter.

8.2.1 8-bit Timer Mode

When used as a timer, the TIMER0 mod will be incremented every instruction period (without pre-scaler). The timer mode can be selected by clearing the T0CS bit of the OPTION_REG register to 0. If a write operation is performed to the TMR0 register, the next two Each instruction period will be prohibited from incrementing. The value written to the TMR0 register can be adjusted so that a delay of two instruction periods is included when writing TMR0.

8.2.2 8-bit Counter Mode

When used as a counter, the TIMER0 mod will increment on every rising or falling edge of the T0CKI pin. The incrementing edge depends on the T0SE bit of the OPTION_REG register. The counter mode can be selected by setting the T0CS bit of the OPTION_REG register to 1.

8.2.3 Software Programmable Pre-scaler

TIMER0 and watchdog timer (WDT) share a software programmable pre-scaler, but they cannot be used at the same time. The allocation of the pre-scaler is controlled by the PSA bit of the OPTION_REG register. To allocate the pre-scaler to TIMER0, the PSA bit must be cleared to 0.

TIMER0mod has 8 selections of prescaler ratio, ranging from 1:2 to 1:256. The prescaler ratio can be selected through the PS<2:0> bits of the OPTION_REG register. To make TIMER0 mod have a 1:1 prescaler, the pre-scaler must be assigned to the WDT mod.

The pre-scaler is not readable and writable. When the pre-scaler is assigned to the TIMER0 mod, all instructions written to the TMR0 register will clear the pre-scaler. When the pre-scaler is assigned to the WDT, the CLRWDT instructions will also clear the pre- scaler and WDT.



8.2.4 Switch Prescaler Between TIMER0 and WDT Module

After assigning the pre-scaler to TIMER0 or WDT, an unintentional device reset may occur when switching the pre-scaler. To change the pre-scaler from TIMER0 to WDT mod, the following instructions must be executed sequence.

Modify pre-scaler (TMR0-WDT)

CLRB	INTCON,GIE	; Turn off the interrupt enable bit to avoid entering the interrupt program when the following specific time series is executed
LDIA	B'00000111'	
ORR	OPTION_REG,A	;set pre-scaler to max. value
CLR	TMR0	;clear TMR0
SETB	OPTION_REG,PSA	;set pre-scaler allocate to WDT
CLRWDT		;clear WDT
LDIA	B'xxxx1xxx'	;set new pre-scaler
LD	OPTION_REG,A	
CLRWDT		;clear WDT
SETB	INTCON,GIE	;if the program needs to use interrupt, turn on the enable bit here

To change the pre-scaler from WDT to TIMER0 mod, the following sequence of instructions must be executed.

Modify pre-scaler (WDT-TMR0)

CLRWDT		;clear WDT
LDIA	B'00xx0xxx'	;set new pre-scaler
LD	OPTION_REG,A	

8.2.5 TIMER0 Interrupt

When the TMR0 register overflows from FFh to 00h, a TIMER0 interrupt is generated. Every time the TMR0 register overflows, regardless of whether TIMER0 interrupt is allowed, the T0IF interrupt flag bit of the INTCON register will be set to 1. The T0IF bit must be cleared in software. TIMER0 interrupt enable bit is the T0IE bit of the INTCON register.

Note: Because the timer is turned off in sleep mode, the TIMER0 interrupt cannot wake up the processor.



8.3 TIMER0 Related Register

There are two registers related to TIMER0, 8-bit timer/counter (TMR0), and 8-bit programmable control register (OPTION_REG).

TMR0 is an 8-bit readable and writable timer/counter, OPTION_REG is an 8-bit write-only register, the user can change the value of OPTION_REG to change the working mode of TIMER0, etc. Please refer to the application of 2.6 Pre-scaler (OPTION_REG).

8-bit timer/counter TMR0 (01H)

01H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMR0								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	Х	Х	Х	Х	Х	Х	Х	Х

OPTION REG register (81H)

81H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OPTION_REG		INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value		1	1	1	1	0	1	1

Bit7	Not used.	
Bit6	INTEDG:	Interrupt edge selection bit.
	1=	The rising edge of the INT pin triggers interrupt.
	0=	The falling edge of the INT pin triggers interrupt.
Bit5	T0CS:	TMR0 clock source selection bit.
	1=	Transition edge of T0CKI pin.
	0=	Interna linstruction period clock (Fsys/4).
Bit4	T0SE:	TIMER0 clock source edge selection bit.
	1=	Increment when the TOCKI pin signal transitions from high to low.
	0=	Increment when the TOCKI pin signal transitions from low to high.
Bit3	PSA:	pre-scaler allocation bit.
	1=	pre-scaler allocated to WDT.
	0=	pre-scaler allocated toTIMER0 mod.
Bit2~Bit0	PS2~PS0:	Pre-allocated parameter configuration bits.

PS2	PS1	PS0	TMR0 Frequency division ratio	WDT Frequency division ratio
0	0	0	1:2	1:1
0	0	1	1:4	1:2
0	1	0	1:8	1:4
0	1	1	1:16	1:8
1	0	0	1:32	1:16
1	0	1	1:64	1:32
1	1	0	1:128	1:64
1	1	1	1:256	1:128



9. TIMER1

9.1 TIMER1 Overview

TIMER1 mod is a 16-bit timer/counter with the following characteristics:

- ◆ 16-bit timer/counter register (TMR1H: TMR1L)
- ◆ 3-bit pre-scaler
- Synchronous or asynchronous operation
- ◆ Programmable internal or external clock source
- overflow interrupt
- Wake-up when overflowing (external clock asynchronous mode only)

 Gating TIMER1 via comparator or T1G pin (enable counting)




Fig 9-1: TIMER1 structure

Note:

- 1. The ST buffer is in high speed mode when using T1CKI.
- 2. The Timer1 register increments on the rising edge.
- 3. No synchronization is performed during sleep.



9.2 Working Principle for TIMER1

TIMER1 mod is a 16-bit incremental counter accessed through a pair of register TMR1H: TMR1L. Writing to TMR1H or TMR1L can directly update the counter.

When used with internal clock source, this mod can be used as a counter. When used with external clock source, this mod can be used as a timer or counter.

9.3 Clock Source Selection

The TMR1CS bit of the T1CON register is used to select the clock source. When TMR1CS=0, the frequency of the clock source is F_{SYS}. When TMR1CS=1, the clock source is provided by external.

Clock source	TMR1CS
F _{SYS}	0
T1CKI pin	1

9.3.1 Internal Clock Source

After selecting the internal clock source, the TMR1H:TMR1L register will increase in frequency with a multiple of F_{SYS}. The specific multiple is determined by the TIMER1 pre-scaler.

9.3.2 External Clock Source

After selecting the external clock source, TIMER1mod can be used as a timer or counter.

When counting, TIMER1 is incremented on the rising edge of external clock inputT1CKI. In addition, the clock in counter mode can be synchronous or asynchronous with the microcontroller system clock.

If you need an external clock oscillator, TIMER1 can use LP oscillator as clock source.

In counter mode, when one or more of the following conditions occur, a falling edge must be passed before the counter can count up for the first time on the subsequent rising edge (see Figure 9-2):

- Enable TIMER1 after a POR or BOR reset.
- A write operation was performed on TMR1H or TMR1L.
- When TIMER1 is disabled, T1CKI is high; when TIMER1 is re-enabled, T1CKI is low.




Fig 9-2: Incremental edge of TIMER1

Note:

- 1. The arrow indicates that the counter is incrementing.
- 2. In the counter mode, a falling edge must be passed before the counter can perform the first increment technique on the subsequent rising edge.



9.4 TIMER1 Pre-scaler

TIMER1 has four selections of prescaler ratios, allowing the input clock to be divided by 1, 2, 4 or 8. The T1CKPS bit of the T1CON register controls the prescaler counter. The prescaler counter cannot be directly read or written; but, the prescaler counter can be cleared by writing to TMR1H or TMR1L.

9.5 TIMER1 Working Principle in Aasynchronous Counter Mode

If the control bit T1SYNC in the T1CON register is set to 1, the external clock input will not be synchronous. The timer continues to count up asynchronously with the internal phase clock. The timer will continue to run in the sleep state, and will generate an interrupt during overflow, thereby waking up Processor. However, you should be especially careful when using software to read/write timers (see "Read and Write Operations to TIMER1 In Asynchronous Counter Mode").

Note:

- 1. When switching from synchronous operation to asynchronous operation, an increment may be missed.
- 2. When switching from asynchronous operation to synchronous operation, a false increment may occur.

9.5.1 Read and Write Operations to TIMER1 In Asynchronous Counter Mode

When the timer uses an external asynchronous clock to work, the read operation of TMR1H or TMR1L will ensure that it is valid (by the hardware). But users should keep in mind that reading two 8-bit values to read a 16-bit timer has its own problems. This is because the timer may overflow between two read operations.

For write operations, it is recommended that the user stop the timer before writing the required value. When the register is counting up, writing data to the timer register may cause write contention. This will cause unpredictable values on the registers TMR1H:TMR1L.



9.6 TIMER1 Gate Control

Software can configure the TIMER1 gate control signal source as T1G pin, which allows the device to directly use T1G to time external events.

Note: The TMR1GE bit of the T1CON register must be set to 1 to use the gate control signal of TIMER1.

You can use the T1GINV bit of the T1CON register to set the polarity of the TIMER1gate control signal. The gate control signal can come from T1Gpin. This bit can configure TIMER1 to time the high-level time or low-level time between events.

9.7 TIMER1 Interrupt

After a pair of TIMER1 registers (TMR1H:TMR1L) count up to FFFFH, the overflow returns to 0000H. When TIMER1 overflows, the TIMER1 interrupt flag bit of the PIR1 register is set to 1. To allow the overflow interrupt, the user should set the following bit to 1:

- ◆ TIMER1 interrupt enable bit in PIE1 register;
- PEIE bit in INTCON register;
- GIE bit in INTCON register.

Clear the TMR1IF bit in the interrupt service program to clear the interrupt.

Note: Before allowing the interrupt again, the register pair TMR1H:TMR1L and the TMR1IF bit should be cleared

9.8 TIMER1 Working Principle in Sleep Mode

TIMER1 can work in sleep mode only when it is set to asynchronous counter mode. In this mode, the external crystal or clock source can be used to make the counter count up. The timer can wake up the device through the following settings:

- ◆ The TMR1ON bit in the T1CON register must be set to 1;
- ◆ The TMR1IE bit in the PIE1 register must be set to 1;
- The PEIE bit in the INTCON register must be set to 1.

The device will be woken up at overflow and execute the next instruction. If the GIE bit in the INTCON register is 1, the device will call the interrupt service routine (0004h).



9.9 TIMER1 Control Register

TIMER1 control register T1CON (10H)

10H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0		T1SYNC	TMR1CS	TMR10N
R/W	R/W	R/W	R/W	R/W		R/W	R/W	R/W
Reset value	0	0	0	0		0	0	0

Bit7 T1GINV: TIMER1 gate control signal polarity bit;

TIMER1 gate control signal is active high (TIMER1 counts when the gate control

signal is high level);

The TIMER1 gate control signal is active low (TIMER1 counts when the gate

control signal is low).

Bit6 TMR1GE: TIMER1 gate control enable bit.

If TMR1ON=0, ignore this bit.

If TMR1ON=1: 1= TIMER1 counting is controlled by TIMER1gate control

function;

0=TIMER1 always counts.

Bit5~Bit4 T1CKPS<1:0>: TIMER1 input clock frequency ratio selection bit;

11= 1:8; 10= 1:4; 01= 1:2; 00= 1:1.

Bit3 Not used

Bit2 T1SYNC: TIMER1 external clock input synchronous control bit.

TMR1CS=1: 1= not synchronous with externalclockinput;

0= synchronous with external clock input.

TMR1CS=0: ignore this bit, TIMER1 uses internal clock.

Bit1 TMR1CS: TIMER1 clock source selection bit;

1= Clock source from the T1CKI pin (rising edge triggered);

0= Internal clock source F_{SYS}.

Bit0 TMR1ON: TIMER1enable bit;

1= Enable TIMER1;

0= Disable TIMER1.



10. TIMER2

10.1 TIMER2 Overview

TIMER2 mod is an 8-bit timer/counter with the following characteristics:

- 8-bit timer register (TMR2);
- ♦ 8-bit period register (PR2);
- ◆ Interrupt when TMR2 matches PR2;
- ◆ Software programmable prescaler ratio (1:1, 1:4 and 1:16);
- ◆ Software programmable postscaler ratio (1:1 to 1:16);
- ◆ The clock source can be Fsys/4 or F_{HSI}/4.




Fig 10-1: TIMER2 structure



10.2 Working Principle for TIMER2

The input clock of the TIMER2 mod is the system instruction clock ($F_{SYS}/4$) or the internal oscillator clock ($F_{HSI}/4$). The clock is input to the TIMER2 pre-scaler. There are several division ratios to choose from: 1:1, 1:4 or 1:16. pre-scaler the output is then used to increment TMR2register.

Continue to compare the values of TMR2 and PR2 to determine when they match. TMR2 will increase from 00h until it matches the value in PR2. When a match occurs, the following two events will occur:

- TMR2 is reset to 00h in the next increment period;
- TIMER2 post-scaler increments.

The matching output of the TIMER2 and PR2 comparator is then input to the post-scaler of TIMER2. The post-scaler has a prescaler ratio of 1:1 to 1:16 to choose from. The output of the TIMER2 post-scaler is used to make PIR1 The TMR2IF interrupt flag bit of the register is set to 1.

Both TMR2 and PR2 registers can be read and written. At any reset, TMR2 register is set to 00h and PR2 register is set to FFh.

Enable TIMER2 by setting the TMR2ON bit of the T2CON register; disable TIMER2 by clearing the TMR2ON bit.

The TIMER2 pre-scaler is controlled by the T2CKPS bit of the T2CON register; the TIMER2 postscaler is controlled by the TOUTPS bit of the T2CON register.

The pre-scaler and postscaler counters are cleared under the following conditions:

- When TMR2ON=0
- Any device reset occurs (power-on reset, watchdog timer reset, or undervoltage reset).

Note: Writing T2CON will not clear TMR2. When TMR2ON=0, the TMR2 register cannot be written.



10.3 TIMER2 Related Register

There are 3 registers related to TIMER2, namely data memory TMR2, period register PR2 and control register T2CON.

TIMER2 data register TMR2(11H)

11H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMR2								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

TIMER2 period register PR2(92H)

<u> </u>		, ,						
92H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PR2								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

TIMER2 control register T2CON(12H)

12H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value		0	0	0	0	0	0	0

```
Bit7
             Not used, read 0.
Bit6~Bit3
               TOUTPS<3:0>:
                              TIMER2 output frequency division ratio selection bit.
                       =0000
                               1:1;
                       0001=
                               1:2;
                               1:3;
                       0010=
                       0011=
                               1:4;
                       0100=
                               1:5;
                       0101=
                               1:6;
                       0110=
                              1:7;
                       0111=
                               1:8;
                       1000= 1:9;
                       1001= 1:10;
                       1010= 1:11;
                       1011= 1:12;
                       1100= 1:13;
                       1101= 1:14;
                       1110= 1:15;
                       1111=
                              1:16.
    Bit2
                   TMR2ON:
                              TIMER2 enable bit;
                              Enable TIMER2;
                              Disable TIMER2.
Bit1~Bit0
               T2CKPS<1:0>:
                              TIMER2 clock frequency division ratio selection bit;
                         00 =
                               1;
                         01=
                               4;
                         1x= 16.
```



TIMER2 control register T2CON2(13H)

13H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T2CON2								T2CLK
R/W								R/W
Reset value								0

Bit7~Bit1 Not used, read 0.

Bit0 T2CLK: TIMER2 clock source selection bit;

0= The clock source is F_{SYS} /4;1= The clock source is F_{HSI} /4;



11. Analog to Digital Conversion (ADC)

11.1 ADC Overview

The analog-to-digital converter (ADC) can convert the analog input signal into a 12-bit binary number that represents the signal. The analog input channels used by the device share a sample and hold circuit. The output of the sample and hold circuit is connected to the input of the analog to digital converter. The analog-to-digital converter uses the successive approximation method to generate a 12-bit binary result, and save the result in the ADC result register (ADRESL and ADRESH). ADC can generate an interrupt after conversion is completed.




Fig 11-1: ADC structure



11.2 ADC Configuration

When configuring and using ADC, the following factors must be considered:

- Port configuration;
- Channel selection;
- ADC reference voltage;
- ♦ ADC conversion clock source;
- Interrupt control;
- ◆ The storage format of the result.

11.2.1 Port Configuration

ADC can convert both analog signal and digital signal. When converting analog signal, the I/O pin should be configured as analog input pin by setting the corresponding TRIS bit to 1. For more information, please refer to the corresponding port chapter.

Note: Applying analog voltage to pins defined as digital inputs may cause overcurrent in the input buffer.

11.2.2 Channel Selection

The CHS bit of the ADCON0 register determines which channel is connected to the sample and hold circuit.

If the channel is changed, a certain delay will be required before the next conversion starts. For more information, please refer to the "ADC Working Principle" chapter.

11.2.3 ADC Internal Reference Voltage

The chip has a built-in 1.2V reference voltage. To detect this reference voltage, set the CHS[4:0] bit to 10010.

11.2.4 ADC Reference Voltage

The reference voltage for the ADC can be provided by either the internal LDO output or the chip's VDD and GND. The internal reference voltage can be selected from 2.0V/2.4V.

When internal reference voltage is selected, the conversion clock division should be F_{SYS}/32 or slower division.



11.2.5 AD Converter Clock

The ADCS bit of the ADCON0 register can be set by software to select the clock source for conversion. There are 4 possible clock frequencies to choose from:

♦ Fsys/8
 ♦ Fsys/16
 ♦ Fsys/128

The time to complete a one-bit conversion is defined as TAD. 16 TAD cycles are required for a complete 12-bit conversion.

The appropriate TAD specification must be met in order to obtain the correct conversion results, and the following table shows an example of the correct ADC clock selection.

ADC clock period (TAD) versus device operating frequency (VDD=5.0V)

ADC clock	k selection	Single AD conversion time			
ADC clock source	ADCS<1:0>	F _{SYS} = 16MHz	F _{SYS} = 8MHz		
F _{SYS} /8	00	8µs	16µs		
F _{SYS} /16	01	16µs	32µs		
F _{SYS} /32	10	32µs	64µs		
F _{SYS} /128	11	128µs	256µs		

Note: It is recommended not to use the value in the shaded cell.

11.2.6 ADC Interrupt

ADC mod allows an interrupt to be generated after the completion of the analog-to-digital conversion. The ADC interrupt flag bit is the ADIF bit in PIR1register. The ADC interrupt enable bit is the ADIE bit in PIE1register. The ADIF bit must be cleared by software. The ADIF bit after each conversion is completed Will be set to 1, regardless of whether ADC interrupt is allowed.

11.2.7 Output Formatting

The result of 12-bit A/D conversion can be in two formats: left-justified or right-justified. The output format is controlled by the ADFM bit in ADCON1register.

When ADFM=0, the AD conversion result is left aligned and the AD conversion result is 12Bit; when ADFM=1, the AD conversion result is right aligned, and the AD conversion result is 10 Bit.



11.3 ADC Working Principle

11.3.1 Start Conversion

To enable ADC mod, you must set the ADON bit of the ADCON0 register to 1, and set the GO/DONE bit of the ADCON0 register to 1 to start analog-to-digital conversion.

Note: It is not possible to set GO/DONE bit to 1 with the same instructions that open A/D mod.

11.3.2 Complete Conversion

When the conversion is complete, the ADC mod will:

- Clear the GO/DONE bit;
- Set ADIF flag bit to 1;
- Update the ADRESH: ADRESL register with the new conversion result.

11.3.3 Stop Conversion

If you must terminate the conversion before conversion is completed, you can use software to clear the GO/DONE bit. The ADRESH: ADRESL register will not be updated with the uncompleted analog-to-digital conversion result. Therefore, the ADRESH: ADRESL register will remain on the value obtained by the second conversion. In addition, after the A/D conversion is terminated, a delay of 2 TAD must be passed before the next acquisition can be started. After the delay, the input signal of the selected channel will automatically start to be collected.

Note: Device reset will force all registers to enter the reset state. Therefore, reset will close the ADC mod and terminate any pending conversions.

11.3.4 ADC Operation in Sleep Mode

The ADC module does not work in sleep mode.



11.3.5 A/D Conversion Procedure

The following steps give an example of using ADC for analog-to-digital conversion:

- 1. Port configuration:
 - Configure pin as input pin (see TRIS register).
- 2. ADC mod configuration:
 - Selecting the ADC reference voltage, if switching from VDD to the internal 2.0V/2.4V voltage, waiting at least 200us before starting to detect the AD;
 - Select ADC conversion clock;
 - Select ADC input channel;
 - Choose the format of the result;
 - Start the ADC mod.
- 3. ADC interrupt (optional) configuration:
 - Clear ADC interrupt flag bit;
 - Allow ADC interrupt;
 - Allow peripherals interrupt;
 - Allow global interrupt.
- 4. Wait for the required acquisition time.
- 5. Set GO/DONE to 1 to start conversion.
- 6. Wait for the ADC conversion to end by one of the following methods:
 - Query GO/DONE bit;
 - Wait for ADC interrupt (enable interrupt).
- 7. Read ADC results.
- 8. Clear the ADC interrupt flag bit (if interrupt is allowed, this operation is required).

Example: AD conversion

LDIA	B'10000000'	
LD	ADCON1,A	
SETB	TRISA,0	;set PORTA.0 as input
LDIA	B'11000001'	
LD	ADCON0,A	
CALL	DELAY	;delay
SETB	ADCON0,GO	
SZB	ADCON0,GO	;wait ADCto complete
JP	\$-1	
LD	A,ADRESH	;save the highest bit of ADC
LD	RESULTH,A	
LD	A,ADRESL	;save the lowest bit of ADC
LD	RESULTL,A	



11.4 ADC Related Register

There are mainly 4 registers related to AD conversion, namely control register ADCON0 and ADCON1, data register ADRESH and ADRESL.

AD control registerADCON0(1FH)

1FH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCON0	ADCS1	ADCS0	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~Bit6 ADCS<1:0>: A/D conversion clock selection bit.

> $00 = F_{SYS/8}$ $01 = F_{SYS}/16$ $10 = F_{SYS}/32$ 11= F_{SYS}/128

Bit5~Bit2 CHS<3:0>: The lower four bits of the analog channel selection bit and CHS4 form a five-bit channel

selection.

CHS<4:0>: 00000= AN0 00001= AN1 00010= AN2 00011= AN3 00100= AN4 00101= AN5 00110= AN6 00111= AN7 01000= AN8 01001= AN9 01010= AN10 01011= AN11

10001= AN17

10010= 1.2V (internal reference voltage)

Others= Not used

GO/DONE: A/D conversion status bit. Bit1

1= A/D conversion is in progress. Set this bit to 1 to start A/D conversion. When A/D

conversion is completed, this bit is automatically cleared by hardware.

0= A/D conversion complete or not in progress.

Bit0 ADON: ADC enable bit.

1= Enable ADC:

Disable ADC, not consuming current.



AD data register high bit ADCON1(9FH)

9FH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCON1	ADFM	CHS4				LDOEN		LDOSEL
R/W	R/W	R/W				R/W		R/W
Reset value	0	0				0		0

Bit7 ADFM: A/D conversion result format selection bit

1= Right Alignment0= Left Alignment

Bit6 CHS4: Channel selection bit

Bit5~Bit3 Not used, read 0.

Bit2 LDOEN ADC internal reference LDO enable bit

1= Enable, the VREF input of the ADC is LDO0= Disable, the VREF input of the ADC is VDD

Bit1 Not used, read 0.

Bit0 LDOSEL AD reference voltage selection bit

1= 2.0V 0= 2.4V

AD data register higher bit ADRESH(1EH), ADFM=0

1EH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRESH	ADRES11	ADRES10	ADRES9	ADRES8	ADRES7	ADRES6	ADRES5	ADRES4
R/W	R	R	R	R	R	R	R	R
Reset value	Х	X	X	X	Х	Х	Х	Х

Bit7~Bit0 ADRES<11:4>: ADC result register bits.

The higher 8 bits of the 12-bit conversion result.

AD data register lower bit ADRESL(9EH), ADFM=0

9EH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRESL	ADRES3	ADRES2	ADRES1	ADRES0				
R/W	R	R	R	R				
Reset value	Х	Х	Х	Х				

Bit7~Bit4 ADRES<3:0>: ADC result register bits.

The lower 4 bits of the 12-bit conversion result.

Bit3~Bit0 Not used.



AD data register high bit ADRESH(1EH), ADFM=1

1EH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRESH							ADRES11	ADRES10
R/W							R	R
Reset value							Х	Х

Bit7~Bit2 Not used.

Bit1~Bit0 ADRES<11:10>: ADC result register bits.

The higher 2 bits of the 12-bit conversion result.

AD data register lower bits ADRESL(9EH), ADFM=1

9EH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRESL	ADRES9	ADRES8	ADRES7	ADRES6	ADRES5	ADRES4	ADRES3	ADRES2
R/W	R	R	R	R	R	R	R	R
Reset value	Х	Х	X	Х	Х	Х	Х	Х

Bit7~Bit0 ADRES<9:2>: ADC result register bits.

Bits 2-9 of the 12-bit conversion result.

Note: In the case of ADFM=1, the AD conversion result only saves the higher 10 bits of the 12-bit result, where ADRESH saves the higher 2 bits, and ADRESL saves the 2nd to 9th bits.



12. LCD Driver Module

The chip has a built-in LCD driver module.

CMS79F13x can drive 1/2 bias LCD, after enabling LCD control bit, the chip needs to control output drive LCD by the program.

12.1 LCD Function Enable

Setting LCDEN, bit 7 of LCDCON, to 1 to enable the LCD drive function; Set LCDEN to 0 to disable LCD module.

12.2 LCD Function Pin Setting

If the LCD driver mod is enabled and the COM port function is enabled, the corresponding I/O port will be forced to be an analog input state, regardless of the state of the corresponding TRIS bit.



12.3 LCD Related Register

LCD drive function related registers are: control registers LCDCON0, LCDCON1, LCDCON2, LCDCON. LCD control register LCDCON(114H)

114H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
LCDCON	LCDEN							
R/W	R/W							
Reset value	0							

Bit7 LCDEN: LCD module enable;

0: Disable the LCD module;1: Enable the LCD module.

(Note: The LCD-related COM enable bit needs to be set before the bit can

be enabled)

Bit6~Bit0 Not used, read 0.

LCD function COM port control register LCDCON0(190H)

190H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
LCDCON0	COM7EN	COM6EN	COM5EN	COM4EN	COM3EN	COM2EN	COM1EN	COM0EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~ Bit0 COMxEN: COM port function setting.

0= The corresponding COMx port is a normal I/O port (x=7-0) (PORTA7-PORTA0).

1= The corresponding COMx port is the COM port for the LCD function (x=7-0).

LCD function COM port control register LCDCON1(191H)

191H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
LCDCON1	COM15EN	COM14EN	COM13EN	COM12EN	COM11EN	COM10EN	COM9EN	COM8EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~ Bit0 COMxEN: COM port function setting.

The corresponding COMx port is a normal I/O port (x=15-8) (PORTB7-PORTB0).
 The corresponding COMx port is the COM port for the LCD function (x=15-8).



LCD function COM port control register LCDCON2(197H)

197H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
LCDCON2	LCDIS	EL[1:0]					COM17EN	COM16EN
R/W	R/W	R/W					R/W	R/W
Reset value	0	0					0	0

Bit7~-Bit6 LCDISEL[1:0]: LCD output current selection bit;

00= 100uA@5V; 01= 200uA@5V; 10= 400uA@5V;

11= 800uA@5V.

Bit5~Bit0 COMxEN: COM port function setting.

0: The corresponding COMx port is a normal I/O port (x=17-16) (PORTC1-PORTC0).

1: The corresponding COMx port is the COM port for the LCD function (x=17-16).



13. PWM Module

The chip contains a 10-bit PWM module, which can be configured as 4 outputs with shared period and independent duty cycle + 1 independent output, or 2 sets of complementary outputs + 1 independent output.

PWM0/PWM1, PWM2/PWM3 can be configured to carry complementary non-inverting and inverting outputs, and the corresponding PWM pins can be configured as outputs by setting the corresponding TRIS control bit to 0.

13.1 Description of Related Registers

PWM control register PWMCON0(192H)

192H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMCON0		CLKDIV[2:0]		PWM4EN	PWM3EN	PWM2EN	PWM1EN	PWM0EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~Bit5 CLKDIV[2:0]: PWM clock frequency division. 111= Fosc/128 Fosc/64 110= 101= Fosc/32 100= Fosc/16 011= Fosc/8 010= Fosc/4 001= Fosc/2 000= Fosc/1 PWMx enable bit. Bit4~Bit0 PWMxEN: 1= Enable PWMx.

0= Disable PWMx.



PWM control register PWMCON1(193H)

193H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMCON1		PWM01_SEL	PWM2DTEN	PWM0DTEN			DT_DIV	[1:0]
R/W		R/W	R/W	R/W			R/W	R/W
Reset value		0	0	0			0	0

Bit7 Not used

Bit6 PWM01_SEL PWM01 configure selection bit

1= PWM01=RC0/RC1

0= PWM01=RB5/RB4

Bit5 PWM2DTEN: PWM2 dead zone enable bit.

1= Enable PWM2 dead zone function, PWM2 and PWM3 form a pair of

complementary outputs.

0= Disable PWM2 dead zone function.

Bit4 PWM0DTEN: PWM0 dead zone enable bit.

1= Enable PWM0 dead zone function, PWM0 and PWM1 form a pair of

complementary outputs.

0= Disable PWM0 dead zone function.

Bit3~Bit2 Not used.

Bit1~Bit0 DT_DIV[1:0] Frequency division of the dead time clock source.

11= Fosc/8 10= Fosc/4 01= Fosc/2 00= Fosc/1

PWM control register PWMCON2(194H)

194H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMCON2				PWM4DIR	PWM3DIR	PWM2DIR	PWM1DIR	PWM0DIR
R/W				R/W	R/W	R/W	R/W	R/W
Reset value				0	0	0	0	0

Bit7~Bit5 Not used.

Bit4~Bit0 PWMxDIR PWM output inverts the control bit.

1= PWMx output is inverted.0= PWMx is output normally.

PWM0~PWM3 period low register PWMTL(116H)

116H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
PWMTL		PWMT[7:0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	0	0	0	0	

Bit7~Bit0 PWMT[7:0]: The lower 8 bits of the period of PWM0~PWM3.

PWM4 Period lower bit register PWMT4L(118H)

_				,	,						
	118H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Ī	PWM4TL		PWM4T[7:0]								
Ī	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ſ	Reset value	0	0	0	0	0	0	0	0		



Bit7~Bit0 PWM4T[7:0]: The lower 8 bits of the PWM4 period.

PWM Period higher register PWMTH (117H)

117H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMTH			PWM4D[9:8]		PWM4T[9:8]		PWMT[9:8]	
R/W			R/W	R/W	R/W	R/W	R/W	R/W
Reset value			0	0	0	0	0	0

Bit7~Bit6 Not used.

Bit5~Bit4 PWM4D[9:8]: PWM4 duty cycle 2 higher bits.

Bit3~Bit2 PWM4T[9:8]: The higher 2 bits of the PWM4 period.

Bit1~Bit0 PWMT[9:8]: The higher 2 bits of the period of PWM0~PWM3.

Note: Writing into PWMD4[9:8] does not take effect immediately, it takes effect after writing into PWMD4L.

PWM0 duty cycle lower register PWMD0L (119H)

119H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
PWMD0L	MD0L PWMD0[7:0]								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	0	0	0	0	

Bit7~Bit0 PWMD0[7:0]: The lower 8 bits of the PWM0 duty cycle.

PWM1 duty cycle lower register PWMD1L (11AH)

	,	0	,	,						
11AH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
PWMD1L		PWMD1[7:0]								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset value	0	0	0	0	0	0	0	0		

Bit7~Bit0 PWMD1[7:0]: The lower 8 bits of the PWM1 duty cycle.

PWM2 duty cycle lower register PWMD2L (11BH).

	•		•	•						
11BH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
PWMD2L		PWMD2[7:0]								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset value	0	0	0	0	0	0	0	0		

Bit7~Bit0 PWMD2[7:0]: The lower 8 bits of the PWM2 duty cycle.



PWM3 duty cycle lower register PWMD3L (11CH)

11CH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
PWMD3L		PWMD3[7:0]								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset value	0	0	0	0	0	0	0	0		

Bit7~Bit0 PWMD3[7:0]: The lower 8 bits of the PWM3 duty cycle.

PWM4 duty cycle low register PWMD4L (11DH)

11DH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
PWMD4L		PWMD4[7:0]								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset value	0	0	0	0	0	0	0	0		

Bit7~Bit0 PWMD4[7:0]: The lower 8 bits of the PWM4 duty cycle.

PWM0 and PWM1 duty cycle higher register PWMD01H (11EH)

11EH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMD01H			PWMD1[9:8]				PWME	00[9:8]
R/W			R/W				R/W	R/W
Reset value			0				0	0

Bit7~Bit6 Not used.

Bit5~Bit4 PWMD1[9:8]: PWM1 duty cycle 2 higher bits.

Bit3~Bit2 Not used.

Bit1~Bit0 PWMD0[9:8]: PWM0 duty cycle 2 higher bits.

Note: Writing to PWMD1[9:8] does not take effect immediately, it takes effect after writing to PWMD0L. Writing to PWMD0[9:8] does not take effect immediately, it takes effect after writing to PWMD0L.

PWM2 and PWM3 duty cycle high register PWMD23H (11FH)

11FH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMD23H			PWMD3[9:8]				PWMD2[9:8]	
R/W			R/W				R/W	R/W
Reset value			0				0	0

Bit7~Bit6 Not used.

Bit5~Bit4 PWMD3[9:8]: PWM3 duty cycle 2 higher bits.

Bit3~Bit2 Not used.

Bit1~Bit0 PWMD2[9:8]: PWM2 duty cycle 2 higher bits.

Note: Writing to PWMD3[9:8] does not take effect immediately, it takes effect after writing to PWMD3L. Writing to PWMD2[9:8] does not take effect immediately, it takes effect after writing to PWMD2L.



PWM0 and PWM1 dead time register PWM01DT(195H)

195H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM01DT			PWM01DT[5:0]					
R/W			R/W	R/W	R/W	R/W	R/W	R/W
Reset value			0	0	0	0	0	0

Bit7~Bit6 Not used.

Bit5~Bit0 PWM01DT[5:0]: Dead time for PWM0 and PWM1.

PWM2 and PWM3 dead time register PWM23DT (196H)

196H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM23DT			PWM23DT[5:0]					
R/W			R/W	R/W	R/W	R/W	R/W	R/W
Reset value			0	0	0	0	0	0

Bit7~Bit6 Not used.

Bit5~Bit0 PWM23DT[5:0]: Dead time for PWM2 and PWM3.



13.2 PWM Register Write Operation Sequence

Since the 10-bit PWM duty cycle value is allocated in two registers, when modifying the duty cycle, the program always modifies the two registers one after the other. In order to ensure the correctness of the duty cycle value, the chip has a cache load function designed inside the chip. Operating the 10-bit duty cycle value must strictly follow the following sequence:

- 1) Write the high 2-bit value, at this time the high 2-bit value is only written into the internal buffer;
- 2) Write the low 8-bit value, at this time the complete 10-bit duty cycle value is latched.

13.3 PWM Period

The PWM period is specified by writing to PWMTL and PWMTH registers.

Formula 1: PWM period:

PWM period=[PWMT+1]*Tosc*(CLKDIV prescaler value)

Note: Tosc=1/Fosc

When the PWM period counter is equal to PWMT, the following 5 events will occur in the next upcounting period:

- PWM period counte is cleared;
- PWMx pin is set to 1;
- PWM the new period value is latched;
- ◆ PWM the new duty cycle value is latched;
- Generate PWM interrupt flag bit.

13.4 PWM Duty Cycle

The PWM duty cycle can be specified by writing a 10-bit value to the following multiple registers: PWMDxL, PWMDxxH.

You can write the PWMDxL and PWMDxxH register at any time, but until the PWM period counter is equal to PWMT (that is, the end of the period), the value of the duty cycle is updated to the internal latch.

Formula 2: Pulse width calculation formula:

pulse width = $(PWMDx[9:0]+1)*T_{OSC}*(CLKDIV prescaler value)$

Formula 3: PWM duty cycle calculation formula:

duty cycle=
$$\frac{PWMDx[9:0]+1}{PWMT[9:0]+1}$$

Both the PWM period and the PWM duty cycle are double-buffered inside the chip. This double buffering structure is extremely important to avoid glitches during the PWM operation.

13.5 System Clock Frequency Changes

The PWM frequency is only related to the chip oscillation clock, and any change in the system clock frequency will not affect the PWM frequency.



13.6 Programmable Dead Time Delay Mode

The complementary output mode can be enabled by setting PWMxDT_EN, and the dead-time delay function is automatically enabled after the complementary output is enabled.




Fig 13-1: Example of PWM dead zone delay output

The dead time calculation formula is:

td=(PWMxxDT[5:0]+1)*T_{OSC}*(DT DIV Frequency value)

13.7 PWM Settings

The following steps should be performed when using the PWM module:

- Set the IO_SEL control bit to select the PWM output IO port.
- 2. Make it an input pin by setting the corresponding TRIS bit to 1.
- 3. Set the PWM period by loading the PWMTH, PWMTL registers.
- 4. Set the PWM duty cycle by loading the PWMDxxH, PWMDxL registers.
- 5. If you need to use the complementary output mode, you need to set the PWMCON1[6:5] bits, and load the PWMxxDT register to set the dead time.
- 6. Clear the PWMIF flag bit
- 7. Set the PWMCN0[4:0] bits to enable the corresponding PWM output.
- 8. After the new PWM period starts, enable PWM output:
 - Wait for the PWMIF bit to be 1;
 - Enable the TRIS pin output driver by clearing the corresponding PWM bit.



14. Universal Synchronous/Asynchronous Transmitter (USART0/USART1)

The universal synchronous/asynchronous transmitter (USART) mod is a serial I/O communication peripheral. This mod includes all the clock generators, shift registers and data buffers necessary to perform input or output serial data transmissions that are not related to device program execution. USART It can also be called a serial communication interface (Serial Communications Interface, SCI), it can be configured as a duplex asynchronous system that can communicate with peripherals such as CRT terminals and personal computers; it can also be configured as an integrated circuit with A/D or D/A, Serial EEPROM and other peripherals or half-duplex synchronous system of other microcontroller communications. The microcontroller with which it communicates usually does not have an internal clock that generates baud rate, it needs a master control synchronous device to provide an external clock signal.

Note: USART0 has exactly the same function as USART1. In the following section descriptions, the x values are 0.1.

The USART mod includes the following functions:

- Duplex asynchronous transmit and receive
- Single character output buffer
- Double character input buffer
- Frame error detection from receive to character
- ♦ Half-duplex synchronous slave mode
- Character length can be programmed to 8 or 9 bits
- Input buffer overflow error detection
- Half-duplex synchronous master control mode
- Programmable clock polarity in synchronous mode

Figure 14-1 and Figure 14-2 below are the block diagrams of the USART transmitter.




Fig 14-1: USART transmit block diagram






Fig 14-2: USART receive block diagram

The operation of the USART mod is controlled by 3 registers:

- transmit status and control register (TXSTA)
- Receive status and control register (RCSTA)
- Baud rate control register (BAUDCTLx)



14.1 USARTx Asynchronous Mode

USARTx uses the standard non-return-to-zero (NRZ) format for transmit and receive data. Two levels are used to implement NRZ:

It represents the VOH mark state (mark state) of 1data bit, and the VOL space state (space state) of 0 data bit. When using NRZ format to continuously transmit data bits of the same value, the output level will maintain the level of the bit, and It will return the mid-level value after each bit is transmitted. NRZ transmit port is idle in the mark state. The character of each transmit includes a start bit, followed by 8 or 9 data bits and one or more terminations the stop bit of character transmitting. The start bit is always in the space state, and the stop bit is always in the mark state. The most commonly used data format is 8 bits. The duration of each transmit bit is 1/ (baud rate). On-chip dedicated 8 Bit/16-bit baud rate generator can be used to generate standard baud rate frequency through system oscillator.

USARTx first transmit and receive LSb. USARTx's transmitter and receiver are functionally independent, but use the same data format and baud rate. Hardware does not support parity check, but it can be implemented by software (parity bit is the first 9 data bits).

14.1.1 USARTx Asynchronous Generator

Figure 14-1 shows the block diagram of the USART transmit device. The core of the transmit device is the serial transmit shift register (TSR), which cannot be directly accessed by software. TSR obtains data from the TXREGx transmit buffer register.

14.1.1.1 Enable Transmit

Enable USARTx transmit by configuring the following three control bits for asynchronous operation:

- TXENx=1
- SYNCx=0
- SPENx=1

It is assumed that all other USARTx control bits are in their default state.

Set the TXENc bit of the TXSTAx register to 1 to enable the USARTx transmitter circuit. Clear the SYNCx bit of the TXSTAx register to zero and use the USARTx configuration for asynchronous operation.

Note:

- 1. When the SPENx bit and TXENx bit are set to 1, the SYNC bit is cleared, TXx/CKx pins are automatically configured as output pins, regardless of the state of the corresponding TRIS bit.
- 2. When the SPENx bit and CRENx bit are set to 1, the SYNC bit is cleared, and RXx/DTx pins are automatically configured as input pins, regardless of the state of the corresponding TRIS bit.



14.1.1.2 Transmit Data

Write a character to the TXREGx register to start transmit. If this is the first character, or the previous character has been completely removed from the TSR, the data in TXREGx will be immediately transmitted to the TSR register. If all or part of the TSR is still stored. The previous character, the new character data will be stored in TXREGx until the stop bit of the previous character is transmitted. Then, after the stop bit is transmitted, after a TCY, the data to be processed in TXREGx will be transmitted to TSR. When After data is transmitted from TXREGx to TSR, the start bit, data bit, and stop bit sequence are transmitted immediately.

14.1.1.3 Transmit Interrupt

As long as the USARTx transmitter is enabled and there is no data to be transmitted in TXREGx, the TXxIF interrupt flag bit of the PIR1 register is set to 1. In other words, only when the TSR is busy processing the character and there are new characters queued for transmit in the TXREGx, the TXxIF bit It is in the cleared state. When writing TXREGx, the TXxIFflag bit is not cleared immediately. TXxIF is cleared at the second instructions period after writing the instructions. Querying TXxIF immediately after writing TXREGx will return an invalid result. TXxIF is a read-only bit and cannot set or cleared by software.

TXxIF interrupt can be enabled by setting the TXxIE interrupt enable bit of PIE1 register. However, as long as TXREGx is empty, the TXxIF flag bit will be set to 1 regardless of the status of the TXxIE enable bit.

If you want to use interrupt when transmitting data, set the TXxIE bit to 1 only when the data is to be transmitted. After writing the last character to be transmitted to TXREGx, clear the TXxIE interrupt enable bit.

14.1.1.4 TSR Status

The TRMTx bit of the TXSTAx register indicates the status of the TSR register. The TRMTx bit is a readonly bit. When the TSR register is empty, the TRMTx bit is set to 1, and when a character is transferred from the TXREGx to the TSR register, the TRMTx is cleared. The TRMT bit remains clear state until all bits are removed from the TSR register. There is no interrupt logic related to this bit, so the user must query this bit to determine the state of the TSR bit.

Note: The TSR register is not mapped to the data memory, so the user cannot directly access it.

14.1.1.5 Transmit 9-bit Character

The USARTx supports 9-bit character transmit. When the TX9ENx bit of the TXSTAx register is 1, the USARTx will shift out 9 bits of each character to be transmitted. The TX9Dx bit of the TXSTAx register is the 9th bit, which is the highest data bit. When the 9-bit data is transmitted, write the TX9Dx data bit before writing the 8 least significant bits to TXREGx. After writing the TXREGx register, the 9 data bits will be transferred to the TSR shift register immediately.



14.1.1.6 Configure Asynchronous Transmit

- Initialize the SPBRGHx & SPBRGx registers, BRGHENx & BRG16ENx bits to obtain the required baud rate (see "USARTx Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNCx bit and setting the SPENx bit to 1.
- 3. If 9-bit transmit is required, set the TX9ENx control bit to 1. When the receiver is set for address detection, set the 9th bit of the data bit to 1, indicating that the 8 lowest data bits are address.
- 4. Set the TXENx control bit to 1 to enable transmit; this will cause the TXxIF interrupt flag bit to be set to 1.
- 5. If interrupt is required, set the TXxIE interrupt enable bit in PIE1 register to 1; if the GIE and PEIE bits in the INTCON register are also set to 1, interrupt will occur immediately.
- 6. If you choose to transmit 9-bit data, the 9th bit should be loaded into the TX9Dx data bit.
- 7. Load 8-bit data into TXREGx register to start transmitting data.




Fig 14-3: asynchronous transmit




Fig14-4: asynchronous transmit (back to back)

Note: This time series diagram shows two consecutive transmitting.



14.1.2 USARTx Asynchronous Receiver

Asynchronous mode is usually used in RS-232 system. Figure 14-2 shows the block diagram of the receiver. Receive data and driver data recovery circuit on RXx/DTx pin. The data recovery circuit is actually a 16 times baud rate as the operating frequency High-speed shifter, while the serialreceive shift register (Receive Shift Register, RSR) works at the bit rate. When all the 8-bit or 9-bit data bits of the character are shifted in, they are immediately transferred to a 2-character FIFO (FIFO) buffer. FIFO buffer allows to receive 2 complete characters and the start bit of the third character, and then software must provide the received data to the USARTx receiver. FIFO and RSR register cannot be directly accessed by software. The RCREG register accesses the received data.

14.1.2.1 Enable Receiver

Enable the USART receiver by configuring the following three control bits for asynchronous operation.

- CRENx=1
- SYNCx=0
- SPENx=1

Assuming that all other USARTx control bits are in the default state. Set the CRENx bit of the RCSTAx register to 1 to enable the USARTx receiver circuit. Clear the SYNCx bit of the TXSTAx register to zero and configure the USARTx for asynchronous operation.

Note:

- 1. When the SPENx bit and TXENx bit are set to 1, the SYNCx bit is cleared, and the TXx/CKx pins are automatically configured as output pins, regardless of the state of the corresponding TRIS bit.
- When the SPENx bit and CRENx bit are set to 1, the SYNCx bit is cleared, and the RXx/DTx pins are automatically configured as input pins, regardless of the state of the corresponding TRIS bit.



14.1.2.2 Receive Data

Receiver data recovery circuit starts the receive character at the falling edge of the first bit. The first bit, usually called the start bit, is always 0. The data recovery circuit counts half a bit time to the center of the start bit. Check whether the bit is still zero. If the bit is not zero, the data recovery circuit will give up receiving the character without error, and continue to look for the falling edge of the start bit. If the zero check of the start bit passes, then the data recovery circuit counts a complete bit time and reaches the center position of the next bit. The majority detection circuit samples the bit and moves the corresponding sampling result 0 or 1 into the RSR. Repeat the process until all data bits are completed Sampling and moving it all into RSRregister. Measure the time of the last bit and sample its level. This bit is the stop bit and is always 1. If the data recovery circuit samples 0 at the stop bit position, the character frame error flag will be set to 1, otherwise, the frame error flag of the character will be cleared.

When all data bits and stop bits are received, the character in the RSR will be immediately transferred to the receive FIFO of the USARTx and the RCxIF interrupt flag bit of PIR1 register is set to 1. The character at the top of the FIFO is moved out of the FIFO by reading the RCREGx register.

Note: If you receive FIFO overflow, you cannot continue to receive other characters until the overflow condition is cleared.

14.1.2.3 Receive Interrupt

As long as the USARTx receiver is enabled and there is no unread data in the receive FIFO, the RCxIF interrupt flag bit in the PIR1 register will be set to 0. The RCxIF interrupt flag bit is read-only and cannot be set or cleared by software.

RCxIF interrupt is enabled by setting all of the following bits:

- RCxIE interrupt enable bit of PIE1 register;
- PEIE peripherals interrupt enable bit of INTCON register;
- GIE global interrupt enable bit of INTCON register.

If there is unread data in the FIFO, regardless of the state of the interrupt enable bit, the RCIF interrupt flag bit will be set to 1.



14.1.2.4 Receive Frame Error

Each character in the Receive FIFO buffer has a corresponding frame error status bit. The frame error indicates that the stop bit was not received within the expected time.

The framing error status is obtained by the FERRx bit of the RCSTAx register. The FERRx bit must be read after reading the RCREGx register.

Framing error (FERRx=1) will not prevent receiving more characters. There is no need to clear the FERRx bit.

Clearing the SPENx bit of the RCSTAx register will reset the USARTx and forcibly clear the FERRx bit. Clearing the RCSTAx register's CRENx bit does not affect the FERRx bit. Framing error itself will not cause interrupt.

Note: If all characters received in the receive FIFO buffer have framing errors, repeated reading of RCREG will not clear the FERR bit.

14.1.2.5 Receive Overflow Error

The receive FIFO buffer can store 2 characters. However, if the third character is received before accessing the FIFO, an overflow error will occur. At this time, the OERRx bit of the RCSTAx register will be set to 1. The character inside FIFO buffer can be read, but before the error is cleared, no other characters can be received. The error can be cleared by clearing the CRENx bit of the RCSTAx register or by clearing the SPENx bit of the RCSTAx register to make USARTx reset.

14.1.2.6 Receive 9-bit Character

The USARTx supports 9-bit data receive. When the RX9ENx bit of the RCSTAx register is set to 1, the USARTx will shift the 9 bits of each character received into the RSR. You must read the RX9Dx data bit after reading the lower 8 bits in RCREGx.



14.1.2.7 Asynchronous Receive Configuration

- Initialize the SPBRGHx and SPBRGx registers and the BRGHENx and BRG16ENx bits to obtain the desired baud rate.
 - (See "USARTx Baud Rate Generator (BRG)" section.)
- 2. Set the SPENx bit to 1 to enable the serial port. The SYNCx bit must be cleared to perform asynchronous operations.
- 3. If interrupt is required, set the RCxIE bit in the PIE1 register and the GIE and PEIE bits in the INTCON register to 1.
- 4. If you need to receive 9 bits of data, set the RX9ENx bit to 1.
- 5. Set the CRENx bit to 1 to enable receive.
- 6. When a character is transferred from the RSR to the receive buffer, set the RCxIF interrupt flag bit to 1. If the RCxIE interrupt enable bit is also set to 1, an interrupt will also be generated.
- 7. Read the RCREGx register and get the received 8 low data bits from the receive buffer.
- 8. Read the RCSTAx register to get the error flag bit and the 9th data bit (if 9-bit datareceive is enabled).
- 9. If overflow occurs, clear the OERRx flag by clearing the CRENx receiver enable bit.




Fig 14-5: Asynchronous receive

Note: This time series diagram shows the situation of three words received in RXx input pin. Reading RCREGx (receive buffer) after the third word results in OERRx (overflow) bit 1.



14.2 Clock Precision for Asynchronous Operations

The output of the internal oscillation circuit (INTOSC) is calibrated by the manufacturer. But when VDD or temperature changes, INTOSC will have a frequency shift, which will directly affect the asynchronous baud rate. The baud rate clock can be adjusted by the following methods, but some type of reference is required clock source.

 Use the OSCTUNE register to adjust the INTOSC output. Adjusting the value of the OSCTUNE register fine-tunes the frequency of the system clock source.

14.3 Description of Related Register

TXSTAx: transmit status and control register

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TXSTAx	CSRCx	TX9ENx	TXENx	SYNCx		BRGHENx	TRMTx	TX9Dx
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
Reset value	0	0	0	0	0	0	1	0

Bit7 clock sourceselection bit; CSRCx: Asynchronous Any value; mode: Synchronous mode: 1=master control mode (internal BRG generate clock signal); 0=slave mode (external clock source generate clock). Bit6 TX9ENx: 9-bit transmit enable bit: Select 9-bit transmit; 1= Select 8-bit transmit. Bit5 TXENx: Transmit enable bit (1); Enable transmit; 1= Disable transmit. Bit4 SYNCx: USART mode selection bit; Synchronous mode; 1= Asynchronous mode. Bit3 Need to write 0 Reserved. Bit2 BRGHENx. High baud rate selection bit. Asynchronous mode. 1= High speed; 0= Low speed. Synchronous Not used in this mode. mode. Bit1 TRMTx. Sending the shift register status bits; TSR is empty: 1= 0= TSR is full. Bit0 TX9Dx. The ninth bit of the sent data. It can be an address/data bit or a parity bit.

x = 0.1

Note: In synchronous mode, SRENx/CRENx will overwrite the value of TXENx.



RCSTAx: Receive status and control register

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RCSTAx	SPENx	RX9ENx	SRENx	CRENx		FERRx	OERRx	RX9Dx
R/W	R/W	R/W	R/W	R/W	R/W	R	R	R
Reset value	0	0	0	0	0	0	0	0

Bit7 SPENx: Serial port enable bit;

1= Enable the serial port (configuring the RXx/DTx and TXx/CKx pins as serial

port pins);

0= Disable the serial port (remain in reset).

Bit6 RX9ENx: 9-bit receive enable bit;

1= Select 9-bit reception;

0= Select 8-bit reception.

Bit5 SRENx: Single-byte receive enable bit.

Asynchronous mode. Any values.

Synchronous master

mode.

1= enable single-byte reception;0 = disable single-byte reception.

Clear this bit when reception is complete.

Synchronous slave Any values.

mode:

Bit4 CRENx: Continuous receive enable bit.

Asynchronous mode:

1= enable reception;

0= disable reception.

Synchronous mode:

1= enable continuous reception until the CRENx enable bit is cleared

(CRENx overrides SRENx);

0 = Continuous reception is disabled.

Bit3 Reserved: Need to write 0
Bit2 FERRx: Frame error bit.

1= Frame error (which can be updated by reading the RCREGx register and

receiving the next valid byte);

0= No frame errors.

Bit1 OERRx: Overflow error bit.

1= Overflow error (can be cleared by clearing the CRENx bit);

0= There are no overflow errors.

Bit0 RX9Dx: The 9th bit of the received data.

This bit can be an address/data bit or a parity bit and must be calculated by

the user firmware.

x = 0,1



BAUDCTLx: Baud rate control register

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BAUDCTLx		RCIDLx		SCKPx	BRG16ENx			
R/W	R	R		R/W	R/W		R/W	R/W
Reset value	0	1		0	0		0	0

Bit7 Not used.

Bit6 RCIDLx: Receive the idle flag bit.

Asynchronous 1 = receiver idle;

mode:

0 = Start bit has been received, the receiver is receiving data.

Synchronous Any values.

mode.:

Bit5 Not used.

Bit4 SCKPx: Synchronous clock polarity select bit.

Asynchronous

mode:

1 = the level of the data character is inverted and sent to the TXx pin;

0=Sends data characters directly to the TXx pin.

Synchronous

mode.:

1 = transmission of data on the rising edge of the clock;

0 = Transmit data on the falling edge of the clock.

Bit3 BRG16ENx: 16-bit baud rate generator bits;

1= Use of a 16-bit baud rate generator;

0= Uses an 8-bit baud rate generator.

Bit2 Not used.

Bit1 Reserved: Need to write 0.

Bit0 Reserved: Need to write 0.

x = 0.1



14.4 USARTx Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer dedicated to support the asynchronous and synchronous operating modes of the USARTx. By default, the BRG operates in 8-bit mode. The 16-bit mode can be selected by setting BRG16ENx bit of the BAUDCTLx register to 1.

The SPBRGHx and SPBRGx registers determine the period of the free-running baud rate timer. In asynchronous mode, the BRGHx bit of the TXSTAx register and the BRG16ENx bit of the BAUDCTLx register determine the multiplier of the baud rate period. In synchronous mode, the BRGHENx bits are ignored.

Table 14-1 contains the formulas for calculating the baud rate. Equation 1 shows an example of calculating the baud rate and baud rate error.

Typical baud rates and baud rate error values for various asynchronous modes have been calculated and are given in Table 14-1 for your convenience. Using high baud rate (BRGHENx=1) or 16-bit BRG (BRG16ENx=1) is good for reducing baud rate errors. 16-bit BRG mode is used to achieve low baud rate under fast oscillation frequency conditions.

Writing new values to the SPBRGHx and SPBRGx register causes the BRG timer to be reset (or cleared). This ensures that the BRG can output a new baud rate without waiting for the timer to overflow.

If the system clock is changed during a valid receive, it may generate a receive error or cause data loss. To avoid this problem, the state of the RCIDLx bit should be checked to ensure that the receive operation is idle before changing the system clock.

Formula 1: Calculation of baud rate error

For devices with F_{SYS} at 16 MHz, a target baud rate of 9600 bps, and an 8-bit BRG in asynchronous mode:

target baud rate=
$$\frac{Fsys}{64([SPBRGHx:SPBRGx]+1)}$$

solve for SPBRGHx:SPBRGx:

$$X = \frac{\frac{Fsys}{target baud rate}}{64} - 1 = \frac{\frac{16000000}{9600}}{64} - 1 = [25.042] = 25$$

calculated baud rate=
$$\frac{16000000}{64(25+1)}$$
 = 9615

error=
$$\frac{\text{calculated baud rate-target baud rate}}{\text{target baud rate}} = \frac{(9615-9600)}{9600} = 0.16\%$$

Table 14-1: baud rate formula

	Configuration	bit	BRG/USART mode	Baud rate formula		
SYNCx	BRG16ENx	BRGHENx	BRG/OSART IIIode			
0	0	0	8-bit/asynchronous	Fsys/[64(n+1)]		
0	0	1	8-bit/asynchronous	Fove/[46(n+4)]		
0	1	0	16-bit/asynchronous	Fsys/[16(n+1)]		
0	1	1	Not available			
1	0	Arbitrary values	8-bit/synchronous	Fsys/[4(n+1)]		
1	1	Arbitrary values	16-bit/synchronous			

Remark: x=0,1, n= The value of SPBRGHx:SPBRGx register



Table 14-2: Baud rate in asynchronous mode

Target Baud Rate	SYNCx=0, BRGHENx=1, BRG16ENx=0								
		Fsys=8.00MHz		Fsys=4.00MHz					
	Actual Baud Rate	Error (%)	SPBRG value	Actual Baud Rate	Error (%)	SPBRG value			
300	-	-	-	-	-	-			
1200	-	-	-	1202	0.16	207			
2400	2404	0.16	207	2404	0.16	103			
9600	9615	0.16	51	9615	0.16	25			
10417	10417	0	47	10417	0	23			

	SYNCx=0, BRGHENx=0, BRG16ENx=1							
Target Baud		F _{SYS} =8.00MHz		Fsys=4.00MHz				
Rate	Actual Baud Rate	Error (%)	SPBRG value	Actual Baud Rate	Error (%)	SPBRG value		
300	299.9	-0.02	1666	300.1	0.14	832		
1200	1199	-0.08	416	1202	0.16	207		
2400	2404	0.16	207	2404	0.16	103		
9600	9615	0.16	51	9615	0.16	25		
10417	10417	0	47	10417	0	23		

	SYNCx=0, BRGHENx=0, BRG16ENx=0							
Target Baud		Fsys=8.00MHz		Fsys=4.00MHz				
Rate	Actual Baud Rate	Error (%)	SPBRG value	Actual Baud Rate	Error (%)	SPBRG value		
300	-	-	-	300	0.16	207		
1200	1202	0.16	103	1202	0.16	51		
2400	2404	0.16	51	2404	0.16	25		
9600	9615	0.16	12	-	-	-		
10417	10417	0	11	10417	0	5		



14.5 USARTx Synchronous Mode

Synchronous serial communication is usually used in a system with a master control device and one or more slave devices. The master control device contains the necessary circuits to generate the baud rate clock and provides clock for all devices in the system. The slave device can use master control clock, so no internal clock generation circuit is needed.

In synchronous mode, there are two signal lines: bi-directional data line and clock line. The slave device uses the external clock provided by the master control device to move the serial data in or out of the corresponding receive and transmit shift register. Because of the use of bi-directional data lines, synchronous operation can only use half-duplex mode. Half-duplex means: master control device and slave device can receive and transmit data, but can not receive or transmit at the same time. USARTx can be used as a master control device, or as a slave device.

14.5.1 Synchronous Master Control Mode

The following bits are used to configure the USART for synchronous master control operation:

- SYNCx=1
- CSRCx=1
- SRENx=0 (to transmit); SRENx=1 (to receive)
- CRENx=0 (to transmit); CRENx=1 (to receive)
- SPENx=1

Set the SYNCx bit of the TXSTAx register to 1 to use the USARTx configuration for synchronous operation. Set the CSRCx bit of the TXSTAx register to 1 to configure the device as a master control device. Clear the SRENx and CRENx bits of the RCSTAx register to zero to ensure that the device is in transmit mode. Otherwise, the device is configured to receive mode. Set the SPENx bit of the RCSTAx register to 1, enable USARTx

14.5.1.1 Master Control Clock

Synchronous data transmission uses an independent clock line to transmit data synchronously. The device configured as a master control device transmits clock signal on the TXx/CKx pin. When the USARTx is configured for synchronous transmit or receive operation, the TXx/CKx output driver automatically enables. Serial data bits are changed on the rising edge of each clock to ensure that they are valid on the falling edge. The time of each data bit is a clock period, and there can only be as many clock periods as there are data bits.

14.5.1.2 Clock Polarity

The device provides clock polarity options for compatibility with Microwire. The clock polarity is selected by the SCKPx bit of the BAUDCTLx register. Setting SCKPx bit to 1 sets the clock idle state to high. When SCKPx bit is 1, the data changes on the falling edge of each clock. Clear the SCKPx bit to set the clock idle state low. When the SCKPx bit is cleared, data changes to on the rising edge of each clock.



14.5.1.3 Synchronous Master Transmit

Data is output from the RXx/DTx pins of the device. The device's RXx/DTx and TXx/CKx output pins are automatically enabled when USARTx is configured for synchronous master transmit operation.

Writing a character to the TXREGx register starts the transmission. If all or part of the previous character is still stored in TSR, the new character data is stored in TXREGx until the stop bit of the previous character has been sent. If this is the first character, or if the previous character has been completely removed from the TSR, the data in TXREGx is immediately transferred to the TSR register. Data transmission will begin as soon as the character is transferred from TXREGx to TSR. Each data bit changes on the rising edge of the master clock and remains valid until the rising edge of the next clock.

Note: The TSR register is not mapped to data memory, so the user cannot access it directly.

14.5.1.4 Synchronous Master Transmit Configuration

- Initialize the SPBRGHx and SPBRGx registers and the BRGHENx and BRG16ENx bits to obtain the desired baud rate.
 - (See "USARTx Baud Rate Generator (BRG)" section.)
- 2. Set the SYNCx, SPENx and CSRCx bits to 1, enable synchronous master control serial port.
- 3. Clear the SRENx and CRENx bits to disable receive mode.
- 4. Set the TXxEN bit to 1 to enable transmit mode.
- 5. If you need to transmit a 9-bit character, set TX9ENx to 1.
- 6. If interrupt is required, set the TXxIE bit in the PIE1 register and the GIE and PEIE bits in the INTCON register to 1.
- 7. If you choose to transmit 9-bit character, you should load the 9th bit of data into the TX9Dx bit.
- 8. Start transmit by loading data into TXREGx register.




Fig 14-6: synchronous transmit






Fig 14-7: synchronous transmit (through TXENx)



14.5.1.5 Synchronous Master Receive

RXx/DTx pin receive data. When the USARTx configuration is synchronous master control receive, the output driver of the RXx/DTx pin of the device is automatically disabled.

In synchronous mode, set the single word receive enable bit (SRENx bit of RCSTAx register) or continuous receive enable bit (CRENx bit of RCSTAx register) to 1 enable receive. When SRENx is set to 1, the CRENx bit is cleared, the number of clock period generated is as much as the number of data bit in single character. After a character transmission is over, the SRENx bit is automatically cleared. When CRENx is set to 1, a continuous clock will be generated until CRENx is cleared. If CRENx is cleared during a character transmission, The CK clock stops immediately and discards the incomplete character. If both SRENx and CRENx are set to 1, when the first character transfer is completed, the SRENx bit is cleared, and CRENx takes precedence.

Set the SRENx or CRENx bit to 1, start receiving. Sample the data on RXx/DTx pin at the falling edge of the TXx/CKx clock pin signal, and shift the sampled data into the receive shift register (RSR). When the RSR receives a complete character, the RCxIF bit is set to 1, the character is automatically moved into the 2 bytes receive FIFO. The lower 8 bits of the top character in the receive FIFO can be read through RCREGx. As long as there are unread characters in the receive FIFO, the RCxIF bit remains as 1.

14.5.1.6 Slave Clock

Synchronous data transmission uses an independent clock line synchronous with the data line. Clock signal on the TXx/CKx line of the slave device is received. When the device is configured to operate synchronously from the transmit or receive, the output driver of the TXx/CKx pin automatically disable. The serial data bit is changed at the leading edge of the clock signal to ensure that it is valid on the back edge of each clock. Each clock period can only transmit one bit of data, so how many data bits must be received is determined by how many data bits transmitted.

14.5.1.7 Receive Overflow Error

The receive FIFO buffer can store 2 characters. Before reading the RCREGx to access the FIFO, if the third character is received completely, an overflow error will occur. At this time, the OERRx bit of the RCSTAx register will be set to 1. The previous data in the FIFO is not Will be rewritten. Two characters in the FIFO buffer can be read, but before the error is cleared, no other characters can be received. The OERRx bit can only be cleared by clearing the overflow condition. If an overflow occurs, the SRENx bit is set to 1, the CRENx bit is in the cleared state, and the error is cleared by reading the RCREGx register. If CRENx is set to 1 during overflow, you can clear the CRENx bit of the RCSTAxx register or clear the SPENx bit to reset USARTx, to clear the error.

14.5.1.8 Receive 9-bit Character

The USARTx supports receive 9-bit characters. When the RX9ENx bit of the RCSTAx register is 1, the USARTx moves the 9-bit data of each character received into the RSR. When reading 9-bit data from the receive FIFO buffer, the RX9Dx data bits must be read after reading the 8 low bits of RCREGx.



14.5.1.9 Synchronous Master Receive Configuration

- Initialize SPBRGHx:SPBRGx registers with the correct baud rate. Set BRGHENx and BRG16ENx to 1 or clear to zero as required to obtain the desired baud rate. (Note: [SPBRGHx:SPBRGx]>05H must be satisfied)
- 2. Set the SYNCx, SPENx and CSRCx bits to 1 to enable synchronous master control serial port.
- 3. Make sure to clear the CRENx and SRENx bits.
- 4. If interrupt is used, set the GIE and PEIE bits of the INTCON register to 1, and set the RCxIE bit of the PIE1 register to 1.
- 5. If you need to receive a 9-bit character, set the RX9ENx bit to 1.
- 6. Set the SRENx bit to 1 to enable receive, or set the CRENx bit to 1 to enable continuous receive.
- 7. When the character receive is completed, set the RCxIF interrupt flag bit to 1. If the enable bit RCxIE is set to 1, an interrupt will also be generated.
- 8. Read the RCREGx register to get the received 8-bit data.
- 9. Read the RCSTAx register to get the 9th data bit (when 9-bit receive is enabled), and judge whether an error occurs during the receive process.
- 10. If an overflow error occurs, clear the CRENx bit of the RCSTAx register or clear SPENx to reset USARTx to clear the error.




Fig 14-8: synchronous receive (master control mode, SREN)

Note: The timing diagram illustrates the synchronous master mode when SRENx=1 and BRGHENx=0.



14.5.2 Synchronous Slave Mode

The following bits are used to configure USARTx as a synchronous slave operation:

- SYNCx=1
- CSRCx=0
- SRENx=0 (to transmit); SRENx=1 (to receive)
- CRENx=0 (to transmit); CRENx=1 (to receive)
- SPENx=1

Set the SYNCx bit of the TXSTAx register to 1 to configure the device for synchronous operation. Set the CSRCx bit of the TXSTAx register to 1 to configure the device as a slave device. Clear the SRENx and CRENx bits of the RCSTAx register to zero to ensure that the device is in transmit mode. Otherwise, the device will be configured as receive mode. Set the SPENx bit of the RCSTAx register to 1, enable USARTx.

14.5.2.1 USART Synchronous Slave Transmit

The working principle of synchronous master control and slave mode is the same (see section "Synchronous Master Transmit".)

14.5.2.2 Synchronous Slave Transmit Configuration

- 1. Set the SYNCx and SPENx bits and clear the CSRCx bit.
- 2. Clear the CRENx and SRENx bits.
- 3. If interrupt is used, set the GIE and PEIE bits of the INTCON register to 1, and set the TXxIE bit of the PIE1 register.
- 4. If you need to transmit 9-bit data, set the TX9ENx bit to 1.
- 5. Set the TXENx bit to 1 to enable transmit.
- 6. If you choose to transmit 9-bit data, write the most significant bit to the TX9Dx bit.
- 1. Write the lower 8 bits of data to the TXREGx register to start transmission.



14.5.2.3 USART Synchronous Slave Receive

Except for the following differences, the working principle of synchronous master control and slave mode is the same.

- 1. The CRENx bit is always set to 1, so the receiver cannot enter the idle state.
- 2. SRENx bit, can be "any value" in slave mode.

14.5.2.4 Synchronous Slave Receive Configuration

- 1. Set the SYNCx and SPENx bits and clear the CSRCx bit.
- 2. If interrupt is used, set the GIE and PEIE bits of the INTCON register to 1, and also set the RCxIE bit of the PIE1 register.
- 3. If you need to receive a 9-bit character, set the RX9ENx bit to 1.
- 4. Set the CRENx bit to 1, enable receive.
- 5. When the receive is completed, set the RCxIF bit to 1. If RCxIE is set to 1, an interrupt will also be generated.
- 6. Read the RCREGx register and get the received 8 low data bits from the receive FIFO buffer.
- 7. If you enable 9-bit mode, get the most significant bit from the RX9Dx bit of the RCSTAx register.
- 8. If an overflow error is generated, clear the CRENx bit of the RCSTAx register or clear the SPENx bit to reset USARTx for clearing the error.



15. Program EEPROM and Program Memory Control

15.1 Overview

The devices in this series have 8K words of program memory, the address range is from 000h to FFFh, which is read-only in all address ranges; the device has a 128-byte program EEPROM, and the address range is 0h to 07Fh, which is available in all address ranges. It can be read/write.

These memories are not directly mapped to the register file space, but indirectly addressed through the special function register (SFR). A total of 6 SFR registers are used to access these memories:

- EECON1
- EECON2
- EEDAT
- EEDATH
- EEADR
- EEADRH

When accessing the program EEPROM, the EEDAT register stores 8-bit read/write data, and the EEADR register stores the address of the program EEPROM unit being accessed.

When accessing the program memory of the device, the EEDAT and EEDATH register form a double byte word to save the 16-bit data to be read, and the EEADR and EEADRH register form a double byte word to save the 13-bit EEPROM cell address to be read.

Program memory allows reading in units of bytes. Program EEPROM allows byte read/write. A byte write operation can automatically erase the target cell and write new data (erase before writing).

The writing time is controlled by the on-chip timer. The writing and erasing voltages are generated by the on-chip charge pump, which is rated to work within the voltage range of the device for byte or word operations.

When the device is protected by code, the CPU can still continue to read/write the program EEPROM and program memory. When the code is protected, the device programmer will no longer be able to access the program EEPROM or program memory.

Note:

- 1) Program memory refers to ROM space, that is, the space where instructions code is stored, which can only be read; Program EEPROM is a space for storing user data, which can be read/write.
- 2) The normal writing voltage range of program EEPROM is 3.0V~5.5V, writing current is 20mA@VDD=5V.



15.2 Related Register

15.2.1 EEADR and EEADRH Register

The EEADR and EEADRH registers can address up to 128 bytes of program EEPROM or up to 8K bytes of program memory.

When the program memory address value is selected, the high byte of the address is written into the EEADRH register and the low byte is written into the EEADR register. When the program EEPROM address value is selected, only the low byte of the address is written into the EEADR register.

15.2.2 EECON1 and EECON2 Register

EECON1 is the control register to access the program EEPROM.

The control bit EEPGD determines whether to access program memory or program EEPROM. When this bit is cleared, as with reset, any subsequent operations will be performed on the program EEPROM. When this bit is set to 1, any subsequent operations will be performed on the program memory. Program memory is read-only.

The control bits RD and WR start reading and writing respectively. Software can only set these bits to 1 and cannot be cleared. After the read or write operation is completed, they are cleared by hardware. Since the WR bit cannot be cleared by software, it can be used to avoid accidentally terminating write operations prematurely.

- When WREN is set to 1, the program EEPROM is allowed to be written. When power is on, the WREN bit is cleared. When the normal write operation is LVR reset or WDT timeout reset interrupt, the WRERR bit will be set to 1. In these cases, after reset, the user can check the WRERR bit and rewrite the corresponding unit.
- When the write operation is completed, the interrupt flag bit EEIF in the PIR1 register is set to 1. This
 flag bit must be cleared by software.

EECON2 is not a physical register. Reading result of EECON2 is all 0s.

The EECON2 register is only used when executing the program EEPROM write sequence.

EEPROM data register EEDAT (10CH)

10CH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	Х	Х	Х	Х	Х	Х	Х	Х

Bit7~Bit0

EEDAT<7:0>:

To read or write the lower 8 bits of data from the program EEPROM, or read the lower 8 bits of data from the program memory.

EEPROM address register EEADR(10DH)

10DH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~Bit0

EEADR<7:0>:

Specify the lower 8 bits of address for program EEPROM read/write operations, or the lower 8 bits of address for program memory read operations.



EEPROM data register EEDATH(10EH)

10EH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EEDATH	EEDATH7	EEDATH6	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	Х	Х	Х	Х	Х	Х	Х	Х

Bit7~Bit0 EEDATH<7:0>: The upper 8 bits of data read from the program EEPROM/program memory.

EEPROM address register EEADRH(10FH)

10FH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EEADRH				EEADRH4	EEADRH3	EEADRH2	EEADRH1	EEADRH0
R/W				R/W	R/W	R/W	R/W	R/W
Reset value				0	0	0	0	0

Bit7~Bit5 Not used, read 0.

Bit4~Bit0 EEADRH<4:0>: Specify the upper 5 address of the program memory read operation.

EEPROM control register EECON1(18CH)

18CH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EECON1	EEPGD		EETIME1	EETIME0	WRERR	WREN	WR	RD
R/W	R/W		R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0		0	0	X	0	0	0

Bit7 EEPGD: Program/program EEPROMselection bit;

1= Operate program memory;

0= Operate program EEPROM.

Bit6 Not used

Bit5~Bit4 EETIME[1:0] Maximum programming waiting time; (For more EETIME information, please refer to

Figure 15-1)

00= 1.25ms

01= 2.5ms (VDD=4.0~5.5V, suggested TEMP=0~85°C)

10= 5ms

11= 10ms (suggested other than 2.5ms)

Bit3 WRERR: EEPROM error flag bit;

1= Write error (any WDT reset or undervoltage reset during normal operation, or the time

set by EETIME is up but the self-check has not been successful);

0= Write complete.

WREN: EEPROM write enable bit;

Bit2 1= Enable write period;

0= Disable write memory.

WR: Write control bit;

Bit1 1= Start write period (Once the write operation is completed, this bit is cleared by

hardware, and the WR bit can only be set to 1, but not cleared by software);

0= Write period complete.

RD: Read control bit;

Bit0 1= Start the memory read operation (the RD is cleared by hardware, and the RD bit can

only be set to 1, but not cleared by software);

0= Not start memory read operation.



15.3 Read Program EEPROM

To read the program EEPROM cell, the user must write the address to the EEADR register, clear the EEPGD control bit of the EECON1 register, and then set the control bit RD to 1. Once the read control bit is set, the program EEPROM controller will use the second instruction period to read data. This will cause the second instruction following the "SETB EECON1, RD" instruction to be ignored (1). In the next clock period, the corresponding address value of the program EEPROM will be latched into the EEDAT register In, the user can read these two registers in subsequent instructions. EEDAT will save this value until the next time the user reads or writes data to the unit.

Note: The two instructions after the program memory read operation must be NOP. This prevents the user from executing dual period instructions on the next instruction after the RD bit set to 1.

Example: read program EEPROM

EEPDATA_READ:		
LD	A,RADDR	;access data memory
LD	EEADR,A	
CLRB	EECON1,EEPGD	;access data memory
SETB	EECON1,RD	;start reading
NOP		
NOP		
LD	A,EEDAT	;read and load data to ACC
LD	RDATA,A	
EEPDATA_READ_BACK:		
RET		



15.4 Write Program EEPROM

To write a program EEPROM storage unit, the user should first write the unit's address to the EEADR register and write data to the EEDAT register. Then the user must start writing each byte in a specific order.

If you do not follow the following instructions exactly (that is, first write 55h to EECON2, then write AAh to EECON2, and finally set the WR bit to 1) to write each byte, the write operation will not be started. Interrupt should be disabled in this code.

In addition, the WREN bit in EECON1 must be set to 1 to enable write operations. This mechanism can prevent EEPROM from being written by mistake due to code execution errors (abnormal) (ie program runaway). When not updating EEPROM, the user should always keep the WREN bit cleared. The WREN bit cannot be cleared by hardware.

After a write process is started, clearing the WREN bit will not affect the write period. Unless the WREN bit is set, the WR bit will not be set to 1. When the write period is completed, the WR bit is cleared by hardware and the EE write is completed interrupt flag bit (EEIF) is set to 1. user can allow this interrupt or query this bit. EEIF must be cleared by software.

Note: During the writing of the program EEPROM, the CPU will stop working, the CLRWDT command must be executed before the writing operation starts to avoid WDT overflow to reset the chip during this period.

Example: write program EEPROM

Example, write program	LLI IXOIVI	
EEPDATA_WRITE:		
LD	A,WADDR	; Put the address to be written into the EEADR register
LD	EEADR,A	
LD	A,WDATA	; put the data to be written to the EEDAT register
LD	EEDAT,A	
CLRWDT		
CLR	EECON1	
SETB	EECON1,EETIME0	
SETB	EECON1,EETIME1	;EE programming time 10ms, user-defined
CLRB	EECON1,EEPGD	;access data memory
SETB	EECON1,WREN	;enable write period
CLRB	F_GIE_ON	;save interrupt enabled status
SZB	INTCON,GIE	
SETB	F_GIE_ON	
CLRB	INTCON,GIE	;disable interrupt
SZB	INTCON,GIE	;ensure interrupt is disabled
JP	\$-2	
LDIA	055H	
LD	EECON2,A	
LDIA	0AAH	
LD	EECON2,A	
SETB	EECON1,WR	;start writing
NOP		



NO	P		
CLF	RWDT		
CLF	RB	EECON1,WREN	;write complete, turn off write enable bit
SZE	3	F GIE ON	;restore interrupt enabled status
SET SET	_	INTCON,GIE	,, octoro interrupt oriazioa diatao
SNZ	ZB	EECON1,WRERR	;check EEPROM write
JP		EEPDATA_WRITE_BACK	
SZI	DECR	WERR_C	; Exit when the count expires, user-defined
JP		EEPDATA_WRITE	;rewrite when EEPROM write error
EEPDATA_WRITE_	_BACK:		
RE ⁻	Т		



15.5 Read Program Memory

To read the program memory unit, the user must write the high and low bits of the address to the EEADR and EEADRH registers respectively, set the EEPGD bit of EECON1register to 1, and then set the control bit RD to 1. Once the read control bit is set, the program memory controller will use the second instructionsperiod to read data. This will cause the second instructions following the "SETB EECON1,RD" instructions to be ignored. In the next clock period, the value of the corresponding address of the program memory will be latched to EEDAT In the EEDATH register, the user can read these two registers in the subsequent instructions. The EEDAT and EEDATH register will save this value until the next time the user reads or writes data to the unit.

Note:

- 1. The two instructions after the program memory read operation must be NOP. This prevents the user from executing double period instructions in the next instruction after the RD is 1.
- 2. If the WR bit is 1 when EEPGD=1, it will reset to 0 immediately without performing any operation.

Example: read flash program memory

Example, read hash program in	lettiot y	
LD	A,RADDRL	; Put the address to be read into the EEADR register
LD	EEADR,A	
LD	A,RADDRH	; Put the high bit of the address to be read into EEADRHregister
LD	EEADRH,A	
SETB	EECON1,EEPGD	;select to operate on program memory
SETB	EECON1,RD	;enable read
NOP		
NOP		
LD	A,EEDAT	;save read data
LD	RDATL,A	
LD	A,EEDATH	
LD	RDATH,A	

15.6 Write Program Memory

Program memory can be read only, and cannot be written.



15.7 Cautions on Program EEPROM

15.7.1 Programming Time for Program EEPROM

The program EEPROM programming time is not fixed. The time required to program different data varies from 100us to 10ms. The EETIME bit of the EECON1 register determines the maximum time for program EEPROM programming. Program EEPROM mod built-in self-calibration during the programming process, if the self-verification is successful or the time set by EETIME has expired, the write operation will be terminated when one of the conditions is met. During the programming, the CPU stops working, the peripherals mod works normally, and the program needs to be well dealt with accordingly.

15.7.2 Number of Times for Programming EEPROM

The number of times of the program EEPROM are related to the programming time set by EETIME, as well as voltage and temperature. For details, please refer to the following diagram.




Fig 15-1 The relationship between program EEPROM programming times and programming time, voltage and temperature

15.7.3 Write Verification

According to specific applications, good programming habits generally require verification of the value written into the program EEPROM against the expected value.

15.7.4 Protection against miswriting

In some cases, the user may not want to write data to the program EEPROM. In order to prevent accidental writing of EEPROM, various protection mechanisms are embedded in the chip. The WREN bit is cleared when the power is turned on. Moreover, the power-on delay timer (the delay time is 16ms) Will prevent writing to the EEPROM.

The start sequence of the write operation and the WREN bit will work together to prevent false write operations in the following situations:

- Undervoltage
- Power glitch
- Software failure



16. LVD Low Voltage Detection

16.1 LVD Module Overview

CMS79F13x series of MCU have a low-voltage detection function, which can be used to monitor the power supply voltage. If the power supply voltage is lower than the set value, an interrupt signal can be generated; the program can read the LVD output flag bit in real time.

16.2 LVD Related Register

There is 1 register related to LVD mod.

LVD control register LVDCON (115H)

115H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
LVDCON	LVD_RES	_	_	_	l	_VD_SEL[2:0)]	LVDEN
R/W	R	_	_	_	R/W	R/W	R/W	R/W
Reset value	Х		_	_	0	0	0	0

```
Bit7
                  LVD RES: LVD output result
                         0= VDD> Set LVD voltage;
                          1= VDD< Set LVD voltage;
Bit6~Bit4
                   Not used
Bit3~Bit1
               LVD_SEL[2:0]:
                             LVD voltage selection
                       =000
                              2.2V;
                       001= 2.4V;
                       010= 2.7V;
                       011= 3.0V;
                       100= 3.3V;
                       101=
                              3.7V;
                        110= 4.0V;
                        111= 4.3V;
    Bit0
                     LVDEN:
                              LVD enable bit
                         0=
                              disable;
                          1=
                              enable;
```

16.3 LVD Operation

By setting the LVD voltage value in the LVDCON register, after enabling LVDEN, when the power supply voltage is lower than the set voltage value, the LVD_RES bit in the LVDCON register is set high. After LVD mod is enabled, it takes a delay of 1.5ms to be able to read the LVD_RES bit, because the internal has done filtering processing to reduce the frequent fluctuation of the LVD output result when the VLVD voltage is near.

LVD mod has its own interrupt flag bit. When the relevant interrupt enable bit is set, and the power supply voltage is lower than the set voltage value, LVD interrupt will be generated, the interrupt flag bit LVDIF will be set to 1, and interrupt generation. LVD is also possible used for interrupt wake up mode.



17. Electrical Parameter

17.1 Limit Parameter

Supplying voltage	GND-0.3V~GND+6.0V
storage temperature	50°C~125°C
working temperature	40°C~85°C
port input voltage	GND-0.3V~VDD+0.3V
Maximum source current for all ports	200mA
Maximum sink current for all ports	

Note: If the device operating conditions exceed the above "limit parameters", it may cause permanent damage to the device. The above values are only the maximum value of the operating conditions. We do not recommend that the device operate outside the range specified in this specification. The device works for a long time. Under extreme conditions, its stability will be affected.



17.2 DC Feature

(VDD=5V, T_A= 25°C, unless otherwise specified)

Symbol	Itom		Test condition	Min	Turn	Mov	Unit
Symbol	Item	VDD	condition	IVIIII	Тур	Max	Offic
VDD	Working valetge		F _{SYS} =16MHz	2.6		5.5	V
VDD	Working volatge		F _{SYS} =8MHz	2.0		5.5	V
		5V	F _{SYS} =16MHz		3.8		mA
		3V	F _{SYS} =16MHz		2.6		mA
		5V	F _{SYS} =8MHz		2.7		mA
I_{DD}	Working current	3V	F _{SYS} =8MHz		2		mA
		5V	Burn-in program EEPROM	-	20	-	mA
		3V	Burn-in program EEPROM	-	10	-	mA
Іѕтв	Static current	5V			0.1	2	μΑ
1218	Static current	3V			0.1	1	μΑ
VIL	Low level input voltage					0.3VDD	V
VIH	High level input voltage			0.7VDD			V
Vон	High level output voltage		Without load	0.9VDD			V
Vol	Low level output voltage		Without load			0.1VDD	V
VEEPROM	EEPROM module erase voltage			3.0		5.5	V
R _{PH}	Pull-up resistor	5V	Vo=0.5VDD		38		kΩ
INPH	resistance value	3V	Vo=0.5VDD		70		kΩ
R _{PL}	Pull-down resistor	5V	V _O =0.5VDD		34		kΩ
MPL	resistance value	3V	Vo=0.5VDD		60		kΩ
lou	Output port source	5V	V _{OL} =0.3VDD		60		mA
IOL1	Output port drain		V _{OL} =0.3VDD		25		mA
Іон1			V _{OH} =0.7VDD		-20		mA
IOH1	current	3V	V _{OH} =0.7VDD		-9		mA
	Internal reference		=2.5~5.5V TA=25°C	-1.5%	1.2	1.5%	V
V_{BG}	voltage 1.2V	\	/DD=2.5~5.5V T _A =-40~85°C	-2.0%	1.2	2.0%	V



17.3 ADC Electrical Feature

(T_A= 25°C, unless otherwise specified)

Symbol	Item	Test condition	Min	Тур	Max	Unit
		AD _{VREF} =VDD, F _{ADC} =1MHz	3.0		5.5	V
V	ADC operating	AD _{VREF} =VDD, F _{ADC} =500kHz	2.7		5.5	V
V _{ADC}	voltage	AD _{VREF} =2.4V, F _{ADC} =250kHz	2.7		5.5	V
		AD _{VREF} =2.0V, F _{ADC} =250kHz	2.7		5.5	V
1	ADC conversion current	V _{ADC} =5V, AD _{VREF} =VDD, F _{ADC} =500kHz			500	uA
I _{ADC}		V _{ADC} =3V, AD _{VREF} =VDD, F _{ADC} =500kHz			200	uA
V _{ADI}	ADC input voltage	V _{ADC} =5V, AD _{VREF} =VDD, F _{ADC} =250kHz	0		V _{ADC}	V
DNL	Differential nonlinearity error	V _{ADC} =5V, AD _{VREF} =VDD, F _{ADC} =250kHz			±2	LSB
INL	Integral nonlinearity error	V _{ADC} =5V, AD _{VREF} =VDD, F _{ADC} =250kHz			±2	LSB
TADC	ADC conversion time	-		16		TADCCLK

17.4 ADC Internal LDO Reference Electrical Feature

(TA= 25°C, unless otherwise specified)

Symbol	Item	Test condition	Min	Тур	Max	Unit
		VDD=5V Ta=25°C	-0.6%	2.0	+0.6%	V
ADvref1	LDO=2.0V	VDD=2.7~5.5V Ta=25°C	-1.0%	2.0	+1.0%	V
		VDD=2.7~5.5V Ta=-40°C~85°C	-2.0%	2.0	+2.0%	V
AD _{VREF2}		VDD=5V TA=25°C	-0.6%	2.4	+0.6%	V
	LDO=2.4V	LDO=2.4V VDD=2.7~5.5V Ta=25°C		2.4	+1.0%	V
		VDD=2.7~5.5V Ta=-40°C~85°C	-2.0%	2.4	+2.0%	V

17.5 Power-on Reset Feature

(T_A= 25°C, unless otherwise specified)

	<u> </u>	,				
Symbol	Item	Test condition	Min	Тур	Max	Unit
t_{VDD}	VDD increase rate	-	0.05			V/ms
V_{LVR1}	LVR =2.0V	VDD=1.8~5.5V	1.9	2.0	2.1	V
V _{LVR2}	LVR=2.6V	VDD=2.4~5.5V	2.5	2.6	2.7	V

17.6 LVD Electrical Feature

(T_A= 25°C, unless otherwise specified)

Symbol	Item	Test condition	Min	Тур	Max	Unit
V_{LVD}	Operating Voltage	-	2.5		5.5	V
	Precision	VDD=2.5~5.5V, T _A =-40~85°C	-5%	V _{SET}	+5%	V



17.7 AC Electrical Feature

(T_A=25°C, unless otherwise specified)

		Test	condition		_		
Symbol	Item	VDD	condition	Min	Тур	Max	Unit
+	MDT (f	5V	-		16		ms
T_{WDT}	WDT reset time	3V	-		16		ms
	EEPROM	5V	F _{HSI} =8MHz/16MHz			10	ms
T _{EEPROM}	programming time	3V	F _{HSI} =8MHz/16MHz			10	ms
		VDD=4.5~5.5V T _A =25°C		-1.5%	16/8	+1.5%	MHz
		VDD=2.5~5.5V T _A =25°C		-2%	16/8	+2%	MHz
FRC	Internal vibration	VDD=2.0~	5.5V T _A =25°C	-3%	8	+3%	MHz
FRC	frequency stability	VDD=4.5~5.	5V T _A =-40~85°C	-2.5%	16/8	+2.5%	MHz
		VDD=2.5~5.	5V T _A =-40~85°C	-3.5%	16/8	+3.5%	MHz
		VDD=2.0~5.	5V T _A =-40~85°C	-5%	8	+5%	MHz



18. Instruction

18.1 Instruction Set

mnem	mnemonic operation		period	symbol
control				
NOP		Empty operation	1	None
STOP		Enter sleep mode	1	TO,PD
CLRWDT		Clear watchdog timer	1	TO,PD
Data trans	sfer			
LD	[R],A	Transfer content to ACC to R	1	NONE
LD	A,[R]	Transfer content to R to ACC	1	Z
TESTZ	[R]	Transfer the content of data memory data memory	1	Z
LDIA	i	Transfer I to ACC	1	NONE
logic oper	ration			
CLRA		Clear ACC	1	Z
SET	[R]	Set data memory R		NONE
CLR	[R]	Clear data memory R	1	Z
ORA	[R]	Perform 'OR' on R and ACC, save the result to ACC	1	Z
ORR	[R]	Perform 'OR' on R and ACC, save the result to R	1	Z
ANDA	[R]	Perform 'AND' on R and ACC, save the result to ACC	1	Z
ANDR	[R]	Perform 'AND' on R and ACC, save the result to R	1	Z
XORA	[R]	Perform 'XOR' on R and ACC, save the result to ACC	1	Z
XORR	[R]	Perform 'XOR' on R and ACC, save the result to R	1	Z
SWAPA	[R]	Swap R register high and low half byte, save the result to ACC	1	NONE
SWAPR	[R]	Swap R register high and low half byte, save the result to R		NONE
COMA	[R]	The content of R register is reversed, and the result is stored in ACC	1	Z
COMR	[R]	The content of R register is reversed and the result is stored in R	1	Z
XORIA	i	Perform 'XOR' on i and ACC, save the result to ACC	1	Z
ANDIA	i	Perform 'AND' on i and ACC, save the result to ACC	1	Z
ORIA	i	Perform 'OR' on i and ACC, save the result to ACC	1	Z
Shift oper	ation			
RRCA	[R]	Data memory rotates one bit to the right with carry, the result is stored in ACC	1	С
RRCR	[R]	Data memory rotates one bit to the right with carry, the result is stored in R	1	С
RLCA	[R]	Data memory rotates one bit to the left with carry, the result is stored in ACC	1	С
RLCR	[R]	Data memory rotates one bit to the left with carry, the result is stored in R	1	С
RLA	[R]	Data memory rotates one bit to the left without carry, and the result is stored in ACC	1	NONE
RLR	[R]	Data memory rotates one bit to the left without carry, and the result is stored in R	1	NONE
RRA	[R]	Data memory does not take carry and rotates to the right by one bit, and the result is stored in ACC	1	NONE
RRR	[R]	Data memory does not take carry and rotates to the right by one bit, and the result is stored in R	1	NONE
Increae/de	ecrease	,		
INCA	[R]	Increment data memory R, result stored in ACC	1	Z
INCR	[R]	Increment data memory R, result stored in R	1	Z
DECA	[R]	Decrement data memory R, result stored in ACC	1	Z
<u> </u>				



mnemonic		operation	period	symbol			
CLRB	[R],b	Clear some bit in data memory R	1	NONE			
SETB	[R],b	Set some bit in data memory R 1	1	NONE			
look-up ta	look-up table						
TABLE	[R]	Read FLASH and save to TABLE_DATAH and R	2	NONE			
TABLEA		Read FLASH and save to TABLE_DATAH and ACC	2	NONE			
Math oper	ation						
ADDA	[R]	ACC+[R]→ACC	1	C,DC,Z,OV			
ADDR	[R]	ACC+[R]→R	1	C,DC,Z,OV			
ADDCA	[R]	ACC+[R]+C→ACC	1	Z,C,DC,OV			
ADDCR	[R]	ACC+[R]+C→R	1	Z,C,DC,OV			
ADDIA	i	ACC+i→ACC	1	Z,C,DC,OV			
SUBA	[R]	[R]-ACC→ACC	1	C,DC,Z,OV			
SUBR	[R]	[R]-ACC→R	1	C,DC,Z,OV			
SUBCA	[R]	[R]-ACC-C→ACC	1	Z,C,DC,OV			
SUBCR	[R]	[R]-ACC-C→R	1	Z,C,DC,OV			
SUBIA	i	i-ACC→ACC	1	Z,C,DC,OV			
HSUBA	[R]	ACC-[R]→ACC	1	Z,C,DC,OV			
HSUBR	[R]	ACC-[R]→R	1	Z,C,DC,OV			
HSUBCA	[R]	ACC-[R]- C →ACC	1	Z,C,DC,OV			
HSUBCR	[R]	$ACC-[R]-\overline{C} \rightarrow R$	1	Z,C,DC,OV			
HSUBIA	i	ACC-i→ACC	1	Z,C,DC,OV			
Uncondition	onal tran	sfer					
RET		Return from subroutine	2	NONE			
RET	i	Return from subroutine, save I to ACC	2	NONE			
RETI		Return from interrupt	2	NONE			
CALL	ADD	Subroutine call	2	NONE			
JP	ADD	Unconditional jump	2	NONE			
Condition	al transfe	er					
SZB	[R],b	If the b bit of data memory R is "0", skip the next instruction	1 or 2	NONE			
SNZB	[R],b	If the b bit of data memory R is "1", skip the next instruction	1 or 2	NONE			
SZA	[R]	data memory R is sent to ACC, if the content is "0", skip the next instruction	1 or 2	NONE			
SZR	[R]	If the content of data memory R is "0", skip the next instruction	1 or 2	NONE			
SZINCA	[R]	Add "1" to data memory R and put the result into ACC, if the result is "0", skip the next oneinstructions	1 or 2	NONE			
SZINCR	[R]	Add "1" to data memory R, put the result into R, if the result is "0", skip the next instruction	1 or 2	NONE			
SZDECA	[R]	Data memory R minus "1", the result is put into ACC, if the result is "0", skip the next instruction	1 or 2	NONE			
SZDECR	[R]	Data memory R minus "1", put the result into R, if the result is "0", skip the next oneinstructions	1 or 2	NONE			



18.2 Instruction Description

ADDA [R]

Add ACC to R, save the result to ACC operation:

period:

Affected flag

C, DC, Z, OV

example:

LDIA 09H ;load 09H to ACC LD R01,A ;load ACC (09H) to R01

LDIA 077H :load 77H to ACC

ADDA R01 ;execute: ACC=09H + 77H =80H

ADDR [R]

Add ACC to R, save the result to R operation:

period: 1

Affected flag

C, DC, Z, OV

example:

bit:

LDIA 09H ;load 09H to ACC

LD R01,A ; load ACC (09H) to R01

LDIA 077H ; load 77H to ACC

ADDR R01 ;execute: R01=09H + 77H =80H

ADDCA [R]

operation: Add ACC to C, save the result to ACC

period:

Affected

C, DC, Z, OV flag bit:

example:

LDIA 09H ; load 09H to ACC

LD R01,A ; load ACC (09H) to R01

LDIA 077H ; load 77H to ACC

ADDCA R01 ;execute: ACC= 09H + 77H + C=80H (C=0) ACC= 09H + 77H + C=81H (C=1)

ADDCR [R]

Add ACC to C, save the result to R operation:

period:

Affected flag

C, DC, Z, OV bit:

example:

LDIA 09H ; load 09H to ACC

LD R01,A ; load ACC (09H) to R01

LDIA 077H ; load 77H to ACC

ADDCR R01 ;execute: R01 = 09H + 77H + C=80H (C=0)

R01 = 09H + 77H + C = 81H (C=1)



ADDIA i

operation: Add i to ACC, save the result to ACC

period:

Affected flag bit:

C, DC, Z, OV

example:

LDIA 09H ; load 09H to ACC

ADDIA 077H ;execute: ACC = ACC (09H) + i (77H)=80H

ANDA [R]

operation: Perform'AND'on register R and ACC, save the result to ACC

period: 1 Affected flag bit: Z

example:

LDIA 0FH ;load 0FH to ACC

LDI R01,A ;load ACC (0FH) to R01 LDIA 77H ;load 77H to ACC

ANDA R01 ;execute: ACC= (0FH and 77H)=07H

ANDR [R]

operation: Perform'AND'on register R and ACC, save the result to R

period: 1
Affected flag bit: Z

bit: example:

LDIA 0FH ; load 0FH to ACC

LD R01,A ; load ACC (0FH) to R01

LDIA 77H ; load 77H to ACC

ANDR R01 ;execute: R01= (0FH and 77H)=07H

ANDIA i

operation: Perform'AND'on i and ACC, save the result to ACC

period: 1 Affected flag bit: Z

example:

LDIA 0FH ; load 0FH to ACC

ANDIA 77H ;execute: ACC = (0FH and 77H)=07H

CALL add

operation: Call subroutine

period: 2

Affected flag bit:

none

example:

CALL LOOP ; Call the subroutine address whose name is defined as "LOOP"



CLRA

operation: ACC clear

period: 1 Affected flag Ζ bit:

example:

CLRA ;execute: ACC=0

CLR [R]

Register R clear operation:

period: 1 Affected flag Z bit:

example:

CLR R01 ;execute: R01=0

CLRB [R],b

operation: Clear b bit on register R

period:

Affected flag

bit:

none

example:

;execute: 3rd bit of R01 is 0 **CLRB** R01,3

CLRWDT

operation: Clear watchdog timer

TO, PD

period: 1

Affected flag

bit:

example:

CLRWDT ;watchdog timer clear

COMA [R]

operation: Reverse register R, save the result to ACC

period: 1 Affected flag Ζ bit:

example:

LDIA 0AH ;load 0AH to ACC

LD R01,A ;load ACC (0AH) to R01 COMA R01 ;execute: ACC=0F5H



COMR [R]

operation: Reverse register R, save the result to R

period: 1 Affected flag Ζ bit:

example:

0AH **LDIA** ; load 0AH to ACC

LD R01,A ; load ACC (0AH) to R01 COMR R01 ;execute: R01=0F5H

DECA [R]

operation: Decrement value in register, save the result to ACC

period: 1 Affected flag Z

bit:

example:

LDIA 0AH :load 0AH to ACC

LD R01,A ; load ACC (0AH) to R01 **DECA** R01 ;execute: ACC= (0AH-1)=09H

DECR [R]

Decrement value in register , save the result to R operation:

period: Affected flag Ζ bit:

example:

LDIA 0AH ; load 0AH to ACC

LD R01,A ; load ACC (0AH) to R01 R01 **DECR** ;execute: R01= (0AH-1)=09H

HSUBA [R]

ACC subtract R, save the result to ACC operation:

1 period:

Affected flag

bit:

C,DC,Z,OV

example:

LDIA 077H ; load 077H to ACC

R01,A ; load ACC (077H) to R01 LD

080H ; load 080H to ACC **LDIA**

HSUBA R01 ;execute: ACC= (80H-77H)=09H



HSUBR [R]

operation: ACC subtract R, save the result to R

period:

Affected flag bit:

C,DC,Z,OV

example:

077H **LDIA** ; load 077H to ACC LD R01,A ; load ACC (077H) to R01

LDIA 080H ; load 080H to ACC

HSUBR R01 ;execute: R01= (80H-77H)=09H

HSUBCA [R]

ACC subtract C, save the result to ACC operation:

period:

Affected flag

C,DC,Z,OV

example:

bit:

LDIA 077H ; load 077H to ACC

LD R01,A ; load ACC (077H) to R01 080H **LDIA** ; load 080H to ACC

HSUBCA R01 ; execute: ACC=(80H-77H- C)=08H(C=0)

ACC=(80H-77H-C)=09H(C=1)

HSUBCR [R]

ACC subtract R and \overline{C} , save the result to R operation:

period: 1

Affected flag

bit:

C,DC,Z,OV

example:

077H ; load 077H to ACC **LDIA**

LD R01.A ; load ACC (077H) to R01 **LDIA** H080 ; load 080H to ACC

HSUBCR R01 ;execute: R01=(80H-77H- C)=08H(C=0)

R01=(80H-77H-C)=09H(C=1)

INCA [R]

operation: Register R increment 1, save the result to ACC

period: 1 Affected flag bit:

Z

example:

LDIA 0AH ; load 0AH to ACC

LD R01,A ; load ACC (0AH) to R01

INCA R01 ;execute: ACC= (0AH+1)=0BH



INCR [R]

Register R increment 1, save the result to R operation:

period: Affected flag Ζ bit:

example:

0AH LDIA ; load 0AH to ACC LD R01,A ; load ACC (0AH) to R01 R01 **INCR** ;execute: R01= (0AH+1)=0BH

JP add

operation: Jump to add address 2

period: Affected flag bit:

none

example:

JΡ LOOP ; jump to the subroutine address whose name is defined as "LOOP"

LD **A**,[R]

Load the value of R to ACC operation:

period: Affected flag Ζ bit:

example:

;load R01 to ACC LD A,R01

;load ACC to R02, achieve data transfer from R01→R02 LD R02,A

LD [R],A

Load the value of ACC to R operation:

1

period: Affected flag

none bit:

example:

LDIA 09H ;load 09H to ACC LD R01,A ;execute: R01=09H

LDIA i

Load i to ACC operation:

period:

Affected flag

bit:

none

example:

LDIA 0AH ;load 0AH to ACC



NOP

operation: **Empty instruction**

period: Affected flag bit:

none

example:

NOP NOP

ORIA i

operation: Perform 'OR' on I and ACC, save the result to ACC

period: Affected flag Ζ

example:

LDIA 0AH ; load 0AH to ACC

ORIA 030H ;execute: ACC = (0AH or 30H)=3AH

ORA [R]

Perform 'OR' on R and ACC, save the result to ACC operation:

period: Affected flag Ζ bit:

example:

LDIA 0AH ; load 0AH to ACC LD R01,A ;load ACC (oAH) to R01 30H ;load 30H to ACC **LDIA**

ORA R01 ;execute: ACC= (0AH or 30H)=3AH

ORR [R]

Perform 'OR' on R and ACC, save the result to R operation:

period: 1 Affected flag Z bit:

example:

LDIA 0AH ; load 0AH to ACC LD R01,A ; load ACC (oAH) to R01

LDIA 30H ; load 30H to ACC

ORR R01 ;execute: R01= (0AH or 30H)=3AH



RET

operation: Return from subroutine

period: Affected flag bit:

none

example:

CALL LOOP ; Call subroutine LOOP

NOP ; This statement will be executed after RET instructions return

; others

LOOP:

... ;subroutine RET ;return

RET i

operation: Return with parameter from the subroutine, and put the parameter in ACC

period: 2

Affected flag

bit:

none

example:

CALL LOOP ; Call subroutine LOOP

NOP ; This statement will be executed after RET instructions return

;others

LOOP:

.. ;subroutine

RET 35H ;return,ACC=35H

RETI

operation: Interrupt return

period: 2
Affected flag bit: none

example:

INT_START ;interrupt entrance

... ;interrupt procedure RETI ;interrupt return

RLCA [R]

operation: Register R rotates to the left with C and savethe result into ACC

period: 1
Affected flag bit: C

example:

LDIA 03H ;load 03H to ACC

 LD
 R01,A
 ;load ACC to R01,R01=03H

 RLCA
 R01
 ;operation result: ACC=06H (C=0);

ACC=07H (C=1)

C=0



RLCR [R]

Register R rotates one bit to the left with C, and save the result into R operation:

period: 1 Affected flag С

bit: example:

> **LDIA** 03H ; load 03H to ACC

> > LD R01,A ; load ACC to R01,R01=03H **RLCR** R01 ;operation result: R01=06H (C=0);

R01=07H (C=1);

C=0

RLA [R]

Register R without C rotates to the left, and save the result into ACC operation:

period: 1

Affected flag

none

example:

03H **LDIA** ; load 03H to ACC

LD R01,A ; load ACC to R01,R01=03H **RLA** R01 ;operation result: ACC=06H

RLR [R]

Register R without C rotates to the left, and save the result to R operation:

period:

Affected flag

bit:

none

example:

LDIA 03H ; load 03H to ACC

R01,A LD ; load ACC to R01,R01=03H **RLR** R01 ;operation result: R01=06H

RRCA [R]

operation: Register R rotates one bit to the right with C, and puts the result into ACC

period: 1 Affected flag С bit:

example:

03H **LDIA** ; load 03H to ACC

LD R01,A ; load ACC to R01,R01=03H R01 **RRCA** ;operation result: ACC=01H (C=0);

ACC=081H (C=1);

C=1



RRCR [R]

operation: Register R rotates one bit to the right with C, and save the result into R

period: 1
Affected flag

bit: example:

LDIA 03H ; load 03H to ACC

LD R01,A ; load ACC to R01,R01=03H RRCR R01 ;operation result: R01=01H (C=0);

R01=81H (C=1);

C=1

RRA [R]

operation: Register R without C rotates one bit to the right, and save the result into ACC

period: 1

Affected flag

hit·

none

example:

LDIA 03H ; load 03H to ACC

LD R01,A ; load ACC to R01,R01=03H RRA R01 ;operation result: ACC=81H

RRR [R]

operation: Register R without C rotates one bit to the right, and save the result into R

period:

Affected flag

bit:

none

example:

LDIA 03H ; load 03H to ACC

LD R01,A ; load ACC to R01,R01=03H RRR R01 ;operation result: R01=81H

SET [R]

operation: Set all bits in register R as 1

period: 1

Affected flag

bit: none

example:

SET R01 ;operation result: R01=0FFH

SETB [R],b

operation: Set b bit in register R 1

period: 1
Affected flag

bit:

none

example:

CLR R01 ;R01=0

SETB R01,3 ;operation result: R01=08H



STOP

operation: Enter sleep

period:

Affected flag bit:

TO, PD

example:

STOP ; The chip enters the power saving mode, the CPU and oscillator

stop working, and the IO port keeps the original state

SUBIA i

operation: ACC minus I, save the result to ACC

period: 1

Affected flag bit:

C,DC,Z,OV

example:

LDIA 077H ;load 77H to ACC

SUBIA 80H ;operation result: ACC=80H-77H=09H

SUBA [R]

operation: Register R minus ACC, save the result to ACC

period:

Affected flag

bit:

C,DC,Z,OV

example:

LDIA 080H ;load 80H to ACC

LD R01,A ;load ACC to R01, R01=80H

LDIA 77H ;load 77H to ACC

SUBA R01 ;operation result: ACC=80H-77H=09H

SUBR [R]

operation: Register R minus ACC, save the result to R

period:

Affected flag

C,DC,Z,OV

example:

bit:

LDIA 080H ; load 80H to ACC

LD R01,A ; load ACC to R01, R01=80H

LDIA 77H ; load 77H to ACC

SUBR R01 ;operation result: R01=80H-77H=09H



SUBCA [R]

operation: Register R minus ACC minus C, save the result to ACC

period: 1

Affected flag bit:

C,DC,Z,OV

example:

LDIA 080H ; load 80H to ACC

LD R01,A ; load ACC to R01, R01=80H

LDIA 77H ; load 77H to ACC

SUBCA R01 ;operation result: ACC=80H-77H-C=09H (C=0);

ACC=80H-77H-C=08H (C=1);

SUBCR [R]

operation: Register R minus ACC minus C, save the result to ACC

period: 1

Affected flag

C.DC.Z.OV

example:

bit:

LDIA 080H ; load 80H to ACC

LD R01,A ; load ACC to R01, R01=80H

LDIA 77H ; load 77H to ACC

SUBCR R01 ;operation result: R01=80H-77H-C=09H (C=0)

R01=80H-77H-C=08H (C=1)

SWAPA [R]

operation: Register R high and low half byte swap, the save result into ACC

period: 1

Affected flag

bit:

none none

example:

LDIA 035H ;load 35H to ACC

LD R01,A ; load ACC to R01, R01=35H SWAPA R01 ;operation result: ACC=53H

SWAPR [R]

operation: Register R high and low half byte swap, the save result into R

period:

Affected flag

bit:

none

example:

LDIA 035H ; load 35H to ACC

LD R01,A ; load ACC to R01, R01=35H SWAPR R01 ;operation result: R01=53H



SZB [R],b

operation: Determine the bit b of register R, if it is 0 then jump, otherwise execute in sequence

period: Affected flag

ı

none

example:

bit:

SZB R01,3 ;determine 3rd bit of R01

JP LOOP ;if is 1, execute, jump to LOOP

JP LOOP1 ; if is 0, jump, execute, jump to LOOP1

SNZB [R],b

operation: Determine the bit b of register R, if it is 1 then jump, otherwise execute in sequence

period: 1 or 2

Affected flag

bit:

none

example:

SNZB R01,3 ; determine 3rd bit of R01

JP LOOP ; if is 0, execute, jump to LOOP

JP LOOP1 ; if is 1, jump, execute, jump to LOOP1

SZA [R]

operation: Load the value of R to ACC, if it is 0 then jump, otherwise execute in sequence

period: 1 or 2

Affected flag

bit:

none

example:

SZA R01 ;R01→ACC

JP LOOP ;if R01 is not 0, execute, jump to LOOP

JP LOOP1 ;if R01 is 0, jump, execute, jump to LOOP1

SZR [R]

operation: Load the value of R to R, if it is 0 then jump, otherwise execute in sequence

period: 1 or 2 Affected flag

bit:

none

example:

SZR R01 ;R01→R01

JP LOOP ; if R01 is not 0, execute, jump to LOOP

JP LOOP1 ; if R01 is 0, jump, execute, jump to LOOP1



SZINCA [R]

operation: Increment register by 1, save the result to ACC, if it is 0 then jump, otherwise execute in sequence

period: Affected flag

1 01 2

bit:

none

example:

SZINCA R01 ;R01+1→ACC

JP LOOP ; if ACC is not 0, execute, jump to LOOP

JP LOOP1 ; if ACC is 0, jump, execute, jump to LOOP1

SZINCR [R]

operation: Increment register by 1, save the result to R, if it is 0 then jump, otherwise execute in sequence

period: 1 or 2

Affected flag

bit:

none

example:

SZINCR R01 ;R01+1→R01

JP LOOP ; if R01 is not 0, execute, jump to LOOP

JP LOOP1 ; if R01 is 0, jump, execute, jump to LOOP1

SZDECA [R]

operation: decrement register by 1, save the result to ACC, if it is 0 then jump, otherwise execute in sequence

period: 1 or 2

Affected flag

bit:

none

example:

SZDECA R01 ;R01-1→ACC

JP LOOP ; if ACC is not 0, execute, jump to LOOP

JP LOOP1 ; if ACC is 0, jump, execute, jump to LOOP1

SZDECR [R]

operation: Decrement register by 1, save the result to R, if it is 0 then jump, otherwise execute in sequence

period: 1 or 2

Affected flag

bit:

none

example:

SZDECR R01 ;R01-1→R01

JP LOOP ; if R01 is not 0, execute, jump to LOOP

JP LOOP1 ; if R01 is 0, jump, execute, jump to LOOP1



TABLE [R]

Look-up table, the lower 8 bits of the look-up table result are placed in R, and the high bits are placed operation:

in the dedicated register TABLE DATAH

period:

Affected flag

bit:

none

2

example:

LDIA 01H ;load 01H to ACC

TABLE_SPH,A ;load ACC to higher bits of table address, TABLE_SPH=1 LD

;load 15H to ACC LDIA 015H

LD TABLE SPL,A ; load ACC to lower bits of table address, TABLE SPL=15H

;look-up table 0115H address, operation result: **TABLE** R01

TABLE_DATAH=12H, R01=34H

ORG 0115H DW 1234H

TABLEA

Look-up table, the lower 8 bits of the look-up table result are placed in ACC, and the high bits are placed operation:

in the dedicated register TABLE DATAH

2 period:

Affected flag

bit:

none

example:

LDIA 01H ; load 01H to ACC

LD TABLE_SPH,A ; load ACC to higher bits of table address, TABLE_SPH=1

LDIA 015H ; load 15H to ACC

LD TABLE_SPL,A ; load ACC to lower bits of table address, TABLE SPL=15H

0115H address. ;look-up table operation result: **TABLEA**

TABLE DATAH=12H, ACC=34H

. . .

ORG 0115H DW 1234H

TESTZ [R]

operation: Pass the R to R, as affected Z flag bit

period: 1 Affected flag Ζ

bit:

example:

;check Z flag bit, if it is 0 then jump **TESTZ** R0

SZB STATUS,Z ;if R0 is 0, jump to address Add1 JΡ ;if R0 is not 0, jump to address Add2 Add1 JΡ Add2 ;check Z flag bit, if it is 0 then jump



XORIA i

Perform 'XOR' on I and ACC, save the result to ACC operation:

period: Affected flag Ζ bit:

example:

LDIA 0AH ;load 0AH to ACC **XORIA** 0FH ;execute: ACC=05H

XORA [R]

Perform 'XOR' on I and ACC, save the result to ACC operation:

period: Affected flag Ζ

bit:

example:

0AH **LDIA** ; load 0AH to ACC

LD R01,A ;load ACC to R01,R01=0AH

LDIA 0FH ;load 0FH to ACC XORA R01 ;execute: ACC=05H

XORR [R]

operation: Perform 'XOR' on I and ACC, save the result to R

period: 1 Affected flag Ζ

example:

0AH LDIA ; load 0AH to ACC


LD R01,A ; load ACC to R01,R01=0AH

LDIA 0FH ; load 0FH to ACC **XORR** R01 ;execute: R01=05H



19. Package


19.1 SOP8



Symbol		Millimeter				
	Min	Nom	Max			
А	-	-	1.75			
A1	0.10	-	0.225			
A2	1.30	1.40	1.50			
A3	0.60	0.65	0.70			
b	0.39	-	0.47			
b1	0.38	0.41	0.44			
С	0.20	-	0.24			
c1	0.19	0.20	0.21			
D	4.80	4.90	5.00			
E	5.80	6.00	6.20			
E1	3.80	3.90	4.00			
е		1.27BSC				
h	0.25	-	0.50			
L	0.50	-	0.80			
L1		1.05REF				
θ	0	-	8°			




19.2 SOP16



O. wash all		Millimeter		
Symbol	Min	Nom	Max	
A	-	-	1.75	
A1	0.10	-	0.225	
A2	1.30	1.40	1.50	
A3	0.60	0.65	0.70	
b	0.39	-	0.47	
b1	0.38	0.41	0.44	
С	0.20	-	0.24	
c1	0.19	0.20	0.21	
D	9.80	9.90	10.00	
E	5.80	6.00	6.20	
E1	3.80	3.90	4.00	
е		1.27BSC		
h	0.25	-	0.50	
L	0.50	-	0.80	
L1		1.05REF		
θ	0	-	8°	



19.3 SOP20



Or made al		Millimeter	
Symbol	Min	Nom	Max
Α	-	-	2.65
A1	0.10	-	0.30
A2	2.25	2.30	2.35
A3	0.97	1.02	1.07
b	0.39	-	0.47
b1	0.38	0.41	0.44
С	0.25	-	0.29
c1	0.24	0.25	0.26
D	12.70	12.80	12.90
E	10.10	10.30	10.50
E1	7.40	7.50	7.60
е		1.27BSC	
L	0.70	-	1.00
L1	1.40REF		
θ	0	-	8°



20. Revision History

Version	Date	Revised Content
V1.0	July 2021	Initial version
V1.1	March 2022	 Revised the description of RC0IF TX0IF and RC1IF TX1IF in the PIR1 register to read-only. Revised TX0IF TX1IF description in the PIR1 register Revised Figure 14-3 and Figure 14-4 in section USART asynchronous transmission Revised the receive interrupt description in section USART 14.1.2.3 Revised the description of the FERRx frame error bit in the RCSTAx register to read-only Added a clock block diagram Revised the internal high-speed oscillation frequency to FHSI and corrected the clock source of other modules according to the clock block diagram Revised sleep wake-up wait time evised description of the electrical parameters of the ADLDO
V1.11	December 2022	Added SOP8 package and unified register expression, changed read/write to R/W
V1.1.2	April 2023	 Revised the description in section 6.4.3 PORTC Pull-Down Resistance. Correted some package information in section 19.3 SOP20.